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ABSTRACT 
 
 
One of the important aspects of integrated circuit design is doping profile of a transistor 
along its length, width and depth. Devices for super-threshold circuit usually employ halo and 
retrograde doping profiles in the channel to eliminate many unwanted effects like DIBL, short 
channel effect, threshold variation etc. These effects are always become a serious issue whenever 
circuit operates at higher supply voltage. Subthreshold circuit operates at lower supply voltage and 
these kind of effects will not be a serious issue. Since subthreshold circuit will operate at much 
lower supply voltage then devices for subthreshold circuit does not require halo and retrograde 
doping profiles. This will reduce the number of steps in the fabrication process, the parasitic 
capacitance and the substrate noise dramatically.
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This dissertation introduces four new doping profiles for devices to be used in the ultra-
low-power subthreshold circuits. The proposed scheme addresses doping variations along all the 
dimensions (length, width and depth) of the device. Therefore, the approaches are three 
dimensional (3D) in nature. This new doping scheme proposes to employ Gaussian distribution of 
doping concentration along the length of the channel with highest concentration at the middle of 
the channel. The doping concentration across the depth of the device from the channel region 
towards the bulk of the device can follow one of the following four distributions: (a) exponentially 
decreasing, (b) Gaussian, (c) low to high, and (d) uniform doping. The proposed doping scheme 
keeps the doping concentration along the width of the device uniform. Therefore, under this 
scheme we achieve four sets of new 3D doping profiles. This dissertation also introduces a new 
comprehensive doping scheme for the transistors in subthreshold circuits. The proposed doping 
scheme would bring doping changes in the source and drain areas along with the substrate and 
channel region of the transistors. The proposed doping scheme is characterized by the absence of 
halos at the source and drain end. We propose a Gaussian doping distribution inside the source, 
drain region and a low-high-low distribution across the depth of the transistor from the channel 
surface towards the body region. It also has a low-high-low doping distribution along the length 
of the transistor below the channel region. 
Results show that a device optimized with proposed doping profiles would offer higher ON 
current in the subthreshold region than a device with the conventional halo and retrograde doping 
profiles. Among the four 3D doping profiles for subthreshold device some has better ON current 
than others. Based on specific requirements one of these four doping profiles can be adopted for 
different ultra-low-power applications. Our analysis shows better subthreshold swing can be 
achieved using new doping profile based subthreshold design. Results also show that the optimized 
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device with the proposed comprehensive doping profile would provide higher ON current (Ion) at 
smaller body bias condition. The analysis is performed by changing the doping profile, body bias 
and (Vgs) to observe the off-state current (Ioff), threshold voltage variation, magnitude of Ion/Ioff 
ratio, transconductance and the output conductance with the proposed doping profiles.
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CHAPTER 1 
INTRODUCTION 
1.1 Motivation 
One of the important aspects of integrated circuit design is the doping profile of a transistor 
along its length, width and depth. Devices for super-threshold circuit usually employ halo and 
retrograde doping profiles in the channel to eliminate many unwanted effects. Devices for 
subthreshold circuits do not require halo and retrograde doping profiles like conventional super-
threshold devices. This will reduce the number of steps in the fabrication process, the parasitic 
capacitance, and the substrate noise dramatically in the subthreshold devices. The proposed doping 
scheme would bring changes in doping properties along the length (X direction) and depth (Y 
direction) of the device and keep the doping concentration along the width constant. The doping 
profile in X direction is kept somewhat constant in most of the previous designs and only the Y 
direction doping profiles have been varied. We propose a three-dimensional doping scheme, where 
doping profiles would be varied in both directions. We propose to adopt Gaussian distribution of 
doping density in the X direction and four different doping profiles in the Y directions for 
subthreshold devices. Based on the proposal we would get four possible combinations of two-
dimensional doping profiles. Superposition of two 2D doping profiles in X and Y directions would 
lead to a 3D doping profile for the device under each combination. In this dissertation we will 
focus on the following four combinations of 3D doping profiles: (i) Gaussian distribution of doping 
profiles
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 in both X and Y direction, (ii) Gaussian distribution in X and exponentially decreasing in Y 
direction, (iii) Gaussian distribution in X and low-to-high distribution in Y direction, and (iv) 
Gaussian distribution in X and uniform distribution in Y direction. For all four combinations we 
assume the doping density along the width of the device is uniform. It is anticipated that each 
combination will have certain prospects and constrains for different applications of subthreshold 
circuits. In this dissertation, we plan to show that for a particular technology generation, lower 
power and higher performance can be achieved in the subthreshold region by redesigning the 
devices specifically for subthreshold operation. 
1.2 Background 
Device, circuit, architecture, and system level requirements for ultra-low-power 
subthreshold circuits (that would be operated below the threshold voltage) are often different from 
the conventional super-threshold circuits (that are operated above the threshold voltage). Also, the 
requirements would be different for digital, analog, and mixed signal applications [1], [2]. One of 
the important aspects of the design is the doping profile along the length, width, and depth of a 
transistor. Deeply scaled analog CMOS device design for system-on-chip (SOC) applications is 
very challenging because of the conflicting requirements of the analog and digital circuits [3], [4].  
Also, aggressive scaling of power supply is preferred in digital logic circuits, but this leads to 
degraded signal range and lower design margins for analog circuits [5]. It is observed that with 
lateral asymmetric channel (LAC) doping the total gate capacitance of a transistor is reduced by 
almost 10% in the saturation region at 100nm technology node compared to the conventional 
MOSFETS [6], [7]. Transistor capacitances have significant influences on its RF performance. 
Furthermore, in the subthreshold region, the transistor input capacitance is less than that of strong 
inversion operation. The transistor input capacitance in subthreshold is a combination of intrinsic 
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capacitance, depletion capacitance, parasitic capacitance and fringing capacitances of a transistor. 
In contrast, the input capacitance in strong inversion operation is dominated by the oxide 
capacitance. Due to the smaller capacitance and lower supply voltage (maximum limit is the 
threshold voltage of the transistor) digital subthreshold circuits consume significantly less power 
than their strong inversion counterpart at a particular frequency of operation. In [8], the electron 
velocity overshoot phenomenon in the inversion layer is experimentally investigated for a novel 
thin film silicon-on-insulator (SOI) test device with channel lengths down to 0.08µm. The test SOI 
structure used LAC doping profile [9]. The high field drift velocity of the inversion carriers is 
measured. Simulation results show that very uniform carrier density and drift velocity can be 
achieved with LAC profile in SOI device. 
Short-channel devices are usually optimized for super-threshold circuits to ensure higher 
mobility, lower drain-induced barrier lowering (DIBL), reduced leakage, and minimal threshold 
voltage roll-off. However, a transistor optimized for super-threshold circuit may not be optimal 
for the subthreshold region where effects like DIBL, threshold voltage roll-off, and electron/hole 
tunneling are much less significant [10]. As a consequence, high doping, traditionally used in the 
super-threshold device to overcome the short-channel effect (SCE) will not be critical for 
subthreshold operation [11]. In super-threshold device, the main functions of halo and retrograde 
doping [12], [13] are to reduce DIBL, prevent body punch through, and control the threshold 
voltage of the device independent of its subthreshold slope. Since DIBL, body punch through and 
threshold voltage variation are not severe in the subthreshold device due to lower supply voltage, 
the halo and retrograde doping is not required for such design. High to low doping profile has been 
proposed for subthreshold operation in [10]. For subthreshold circuit operation lower subthreshold 
swing and internal device capacitances are critical. However, existing doping profiles do not offer 
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any means to address these critical needs. Also the operating current of subthreshold device is the 
subthreshold leakage current of the conventional device. Because of the low voltage and leakage 
current based operation subthreshold circuits will not operate at very high frequency. 
1.3 Problem Statement 
This dissertation introduces four new doping profiles for devices to be used in the ultra-
low-power subthreshold circuits. The proposed scheme addresses doping variations along all the 
dimensions (length, width and depth) of the device. Therefore, the approaches are three 
dimensional (3D) in nature. This new doping scheme proposes to employ Gaussian distribution of 
doping concentration along the length of the channel with highest concentration at the middle of 
the channel. The doping concentration across the depth of the device from the channel region 
towards the bulk of the device can follow one of the following four distributions: (a) exponentially 
decreasing, (b) Gaussian, (c) low to high, and (d) uniform doping. The proposed doping scheme 
keeps the doping concentration along the width of the device uniform. Therefore, under this 
scheme we achieve four sets of new 3D doping profiles. The doping concentration across the depth 
of the device is exponentially decreasing means channel surface has highest concentration of 
dopant distribution and bulk is contained with less dopant distribution. The Gaussian distribution 
across the depth of the device turn the device into low dopant distribution at the top and bottom 
surface whereas middle surface is filled with more dopant distribution. Similarly, low to high 
distribution is somewhat opposites of exponentially decreasing distribution with very small 
distribution of dopant at the top surface and high distribution underneath the bulk. Finally, uniform 
distribution specify the equally distributed dopant inside the device from top surface to the bottom 
surface. 
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This dissertation also introduces a new comprehensive doping scheme for the transistors 
in subthreshold circuits. The proposed doping scheme would bring doping changes in the source 
and drain areas along with the substrate and channel regions of the transistors. The proposed 
doping scheme is characterized by the absence of halos at the source and drain ends. We propose 
a Gaussian doping distribution inside the source and drain regions, and a low-high-low distribution 
across the depth of the transistor from the channel surface towards the body region. It also has a 
low-high-low doping distribution along the length of the transistor below the channel region. 
1.4 Contribution of the Dissertation 
In this dissertation four different subthreshold doping profile and one comprehensive 
doping profile has been proposed and mathematically solved for subthreshold application. The 
main four subthreshold doping profiles are composed of X dimension and Y dimension varying 
dopant distribution. This new doping scheme proposes to employ Gaussian distribution of doping 
concentration along the X dimension (length of the channel) with highest concentration at the 
middle of the channel. The doping concentration across the Y dimension (depth of the device) 
from the channel region towards the bulk of the device can follow one of the following four 
distributions: (a) exponentially decreasing, (b) Gaussian, (c) low to high, and (d) uniform doping. 
Results show that a device optimized with any of the four proposed doping profiles would offer 
higher ON current in the subthreshold region than a device with the conventional halo and 
retrograde doping profiles. Among the four 3D doping profiles for the subthreshold device some 
has better ON current than the others. Based on specific requirements one of these four doping 
profiles can be adopted for different ultra-low-power applications. Threshold voltage modelling 
has been performed and a comparative analysis is presented between super-threshold and sub-
threshold devices threshold voltages. We have also analyzed the subthreshold swing characteristics 
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of the device with the proposed doping profiles. Our analysis shows that better subthreshold swing 
can be achieved using our new doping profile based subthreshold design. 
In comprehensive doping scheme a Gaussian doping distribution inside the source and 
drain regions, and a low-high-low distribution across the depth of the transistor from the channel 
surface towards the body region. It also has a low-high-low doping distribution along the length 
of the transistor below the channel region. We simulated this comprehensive doping scheme using 
COMSOL Multiphysics simulation tools. Results show that the optimized device with the 
proposed doping profiles would provide higher ON current (Ion) at smaller body bias condition. 
The analysis is performed by changing the doping profile, the body bias, and the gate-source 
voltage (Vgs) to observe the off-state current (Ioff), threshold voltage variation, magnitude of Ion/Ioff 
ratio, transconductance, and the output conductance with the proposed doping profiles. 
1.5 Organization of the Dissertation 
In chapter 1 we have discussed the background of the proposed doing profile. We explained 
our proposed doping profile and summarizes the contribution of whole work. In chapter 2 we have 
explained the theory behind the MOS subthreshold device, different power issue, different leakage 
currents and other details. In chapter 3 we have shown our detail analysis of four different doping 
profile by solving all the proposed doping profile equations. In chapter 4 we shown threshold 
voltage and subthreshold swing modelling of the one of the proposed doping profile. In chapter 5 
we simulated comprehensive doping profile using COMSOL Multiphysics simulation tools and 
analyzed and compared our results with existing work published recently. Finally, chapter 6 we 
have concluded our all work and analysis with some future work for further continuation of this 
research.
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CHAPTER 2 
SUBTHRESHOLD BACKGROUND 
 
This chapter begins with an introduction to subthreshold circuits. It then explains the 
behavior of a transistor in the subthreshold region of operation. The difference between power, 
energy and frequency of operation in subthreshold and super-threshold circuits is explained. In 
this chapter, we provide the fundamental aspects of subthreshold design for ultra-low power 
circuits [36]. A description of subthreshold circuit properties as given here will be helpful to 
illustrate our proposed methods in this dissertation. This chapter introduces the problem of power 
consumption in modern deep sub-micron devices. Subsequently, a description of a transistor’s 
leakage mechanisms is given, and the obstacle to technology scaling, by exponential leakage 
power increases, is exposed. Later, the paradigms of subthreshold design at several levels of 
hierarchy are presented. First, the characteristics and behavior of MOS transistors in the 
subthreshold region are described to comprehend subthreshold logic. In addition, the properties 
and evolution of subthreshold designs, including the state-of-the-art are presented. Then, the 
challenges of process variations and its impact on circuit behavior are addressed with an emphasis 
on research in the subthreshold regime. Lastly, considerations for construct a subthreshold 
optimized transistor are discussed.
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2.1 MOSFET Basic 
In this dissertation, the object of discussion, analysis, and optimization is the Metal-Oxide- 
Semiconductor Field-Effect (MOSFET) transistor. Such a transistor is the dominant device in 
integrated circuits such as processors and memories. The transistor’s current is transported by 
electrons in n-channel devices (nMOS) or by holes in p-channel devices (pMOS). A basic nMOS 
channel structure is depicted in Figure 1, the substrate (bulk or body) is composed of p-type silicon 
in which two heavily doped n-type silicon regions, the drain and the source, are formed. Typically, 
the gate consists of heavily doped or silicide polysilicon, and is separated from the substrate by a 
thin silicon dioxide film, the gate oxide. The main device parameters are gate oxide insulator 
thickness (Tox), physical gate length (Lg), channel doping concentration (Nch), source/drain junction 
depth (Yj), and transistor width (W). 
 
Figure 1: Device structure of an n-channel MOSFET [37] 
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With shrinking technology sizes, energy efficiency has become a critical aspect of 
designing digital circuits. Traditionally, voltage scaling, a mechanism in which the supply voltage 
is varying and the threshold voltage is constant, has been an effective solution in meeting stringent 
energy requirements. However, voltage scaling does come at a cost of reduction in performance. 
The limits of voltage scaling, and therefore energy minimization, can be explored by operating a 
circuit at subthreshold [38]. In subthreshold circuits, the supply voltage is reduced well below the 
threshold voltage of a transistor. Due to the quadratic reduction in power with respect to the supply 
voltage, subthreshold circuits are classified as ultra-low power circuits. Specifically in application 
areas where performance can be sacrificed for low power, subthreshold circuits are an ideal fit. 
Some of the applications include devices such as hearing aids [39], wrist watches [40], radio 
frequency identification (RFID), sensor nodes and battery operated devices such as cellular 
phones. One of the major areas where subthreshold design can be used. 
Subthreshold logic operates completely in the subthreshold region. The drain on and off 
currents are composed entirely of subthreshold leakage. Therefore, the logic assumes a power 
supply voltage that is less than the threshold voltage, Vdd < Vth. Since the leakage current is orders 
of magnitude lower than the drain strong inversion current and since the power supply is reduced, 
subthreshold logic dissipates ultra-low-power. Due to the small drive leakage current, the 
subthreshold logic only fits in designs, where the performance is considerably poor, and not the 
main concern. 
Subthreshold logic shares important properties with traditional strong inversion CMOS logic. 
a) High Noise Margins: The output swing goes from Vdd to ground (GND). 
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b) Low Output Impedance: In the steady state, a low impedance path to either Vdd or GND 
exists. 
In addition, subthreshold logic has a number of advantages over its strong inversion counterpart. 
a) Lower Power Consumption: At the same frequency, subthreshold circuits consume orders 
of magnitude less power than strong inversion circuits [41]. 
b) Higher Gain: The exponential relationship between Isub and Vgs leads to a high 
transconductance [42]. 
c) Better Noise Margins: Isub readily becomes independent of Vds. This near ideal current 
source characteristic improves the noise margin of the logic gates [43]. 
A notable difference between strong inversion CMOS logic and subthreshold circuits is 
their robustness. Strong inversion logic will always work, given that the appropriate 
complementary Pull-Up Network (PUN) and Pull-Down Network (PDN) are implemented, even 
if the transistors are erroneously sized. In subthreshold circuits, transistor sizing impacts the 
functionality of CMOS circuits due to low supply voltages [44]. For example, consider a simple 
inverter, operating in the subthreshold region. Subthreshold Ioff leakage always flow through a 
large pMOS device (which forms the PUN) to a certain extent where, a smaller nMOS (which 
forms the PDN) cannot pull down the voltage at the output to a full logic 0 level, and vice versa. 
This problem is augmented by the effect of the process variations. 
2.2 Origin of Subthreshold Circuit Design 
The MOS (Metal Oxide Semiconductor) transistor conducts current, majority carriers, 
through an inverted channel between the source and drain caused by a nominal voltage applied to 
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the gate. When a low voltage is applied to the gate, majority carriers in the substrate are repelled 
from the surface directly below the gate. Then, a depletion charge of immobile atoms forms a 
depletion region beneath the gate. The minority carriers in the depletion layer are made to move 
by diffusion and induce a drain current by applying a voltage between the drain and source in the 
MOS device. This weak inversion current was considered to be insignificantly small and ignored 
in digital circuit design until the recent decade. The early exploration of subthreshold design was 
focused on analog circuits such as amplitude detector, quartz ring oscillator, bandpass amplifier, 
and transconductance amplifier [45]. In the past years, subthreshold digital CMOS designs have 
been implemented for biomedical devices, FFT processors, and SRAMs [46-51]. This unintended 
discovery provides an opportunity for meeting the demands of extreme energy efficient systems. 
2.3 Subthreshold Current 
The region of operation of a transistor depends on the supply voltage at which it operates. 
As the supply voltage is reduced, the region of operation shifts from strong inversion to moderate 
inversion and finally to weak inversion. The strong inversion region, also known as the super-
threshold regime, is characterized by large current drives and a supply voltage substantially above 
Vth, the threshold voltage of the transistor. The moderate inversion has lower current drives as 
compared to the super-threshold regime and an operating voltage near to the Vth. The weak 
inversion region, also known as the subthreshold regime, is characterized by small current drives 
and a supply voltage below Vth. The behavior of the transistor in the subthreshold and super-
threshold regions is shown in equations (2.1) and (2.2) [38] 
𝐼𝑜𝑛−𝑠𝑢𝑏 =
𝑊
𝐿𝑒𝑓𝑓
𝜇𝑒𝑓𝑓𝐶𝑜𝑥(𝑚 − 1)𝑉𝑇
2 exp (
𝑉𝑔𝑠 − 𝑉𝑡ℎ
𝑚𝑉𝑇
) (1 − exp (
−𝑉𝑑𝑠
𝑉𝑇
))                     (2.1) 
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where W is the width of the transistor, Leff is the effective length, µeff is the effective mobility, Cox 
is the oxide capacitance, m is the subthreshold slope factor and VT = (KT/q). 
𝐼𝑜𝑛−𝑠𝑢𝑝𝑒𝑟 =
𝑔𝑚𝑠𝑎𝑡
1 + 𝑅𝑠𝑔𝑚𝑠𝑎𝑡
(𝑉𝑑𝑑 − 𝑉𝑡ℎ − 𝑉𝑃𝑂)                                     (2.2) 
where gmsat is the saturation transconductance, Rs is the source resistance and VPO is the pinch off 
voltage. 
 
Figure 2: Transistor current characteristics. 
The subthreshold and super-threshold regions of operation are highlighted in Figure 2. In 
the super-threshold region, the current is fairly linear in nature. The transistor current Ion in the 
subthreshold regime is exponentially dependent on Vth and supply voltage due to which power, 
delay and current matching between two transistors is also exponentially dependent on Vth and Vdd. 
This exponential dependence is a key challenge in designing circuits in subthreshold. Some of the 
parameters that are affected by this challenge are process variations, noise margins, soft errors and 
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output voltage swings. Therefore, when designing energy optimal subthreshold circuits, these 
parameters play an important role. The current in the subthreshold region, also known as leakage 
current, is considered to be undesirable when operating the transistor in the super-threshold region. 
However, this current is quintessential as far as subthreshold operation is concerned. Leakage 
current is utilized by subthreshold circuits as their conduction current. 
2.4 Power, Energy and Frequency 
The total power in a CMOS circuit is given by equation (2.3) 
𝑃𝑇𝑜𝑡𝑎𝑙 = 𝑃𝑑𝑦𝑛𝑎𝑚𝑖𝑐 + 𝑃𝑠𝑡𝑎𝑡𝑖𝑐 =
1
2
𝐶𝐿𝑉𝑑𝑑
2 𝛼𝑓 + 𝐼𝑠𝑐𝑉𝑑𝑑 + 𝐼𝑠𝑡𝑎𝑡𝑖𝑐𝑉𝑑𝑑                                     (2.3) 
where CL is the load capacitance, f is the frequency of operation, ISC is the short circuit current and 
α is the activity factor. As can be seen from Equation (2.3) the total power consists of two major 
components: dynamic power and leakage power. Both these components reduce in magnitude as 
the supply voltage reduces. 
The dynamic power consumption is due to the charging and discharging of the load 
capacitance and the short circuit current. A short circuit current flows when the pull up and pull 
down networks in a CMOS circuit are simultaneously on and a direct path exists between the 
supply line and ground. Dynamic power is directly proportional to the square of the supply voltage. 
Therefore, dynamic power reduces in a quadratic manner when the supply voltage is reduced. 
Leakage power is dependent on the leakage current flowing in the CMOS circuit. 
At super-threshold, the charging (or discharging) current is greater than the leakage current. 
Hence, dynamic power dominates over leakage power in super-threshold. At subthreshold, supply 
voltage is lower than the threshold voltage of the transistor. Due to its quadratic relation with 
14 
 
supply voltage, dynamic power reduces drastically in subthreshold. Also, leakage current is 
regarded as the conduction current in subthreshold. Therefore, leakage power dominates than 
dynamic power in the subthreshold region of operation. 
Energy is one of the important design metrics in digital circuits. The energy estimation in 
these circuits is given by Equation (2.4) 
𝐸𝑇𝑜𝑡𝑎𝑙 = 𝐸𝑑𝑦𝑛𝑎𝑚𝑖𝑐 + 𝐸𝑠𝑡𝑎𝑡𝑖𝑐 =
1
2
𝐶𝐿𝑉𝑑𝑑
2 𝛼 + 𝐼𝑠𝑡𝑎𝑡𝑖𝑐𝑉𝑑𝑑𝑡𝑝                                             (2.4) 
where CL is the load capacitance, tp is the circuit delay and α is the activity factor. The important 
observation in Equation (2.4) is the dependence of leakage energy on delay tp. Since tp is high in 
subthreshold, the leakage energy is greater than the dynamic energy. As the supply voltage is 
increased, the delay and hence the leakage energy, reduces. Therefore, at super-threshold the 
dynamic energy is the more dominant of the two. Short circuit energy is negligible at subthreshold 
and can be ignored [38]. 
2.5 Minimum Energy Operation 
Since energy minimization is the enabling factor for subthreshold design, identifying the 
operating voltage range for the optimal energy forms the design basis. Two commonly used terms 
in subthreshold design are Vmin, the voltage at which the energy of the circuit is minimum and 
Vdd,limit, the lowest supply voltage at which the circuit can be operated. In most cases the Vmin is 
greater than Vdd,limit. Vmin denotes the ideal supply voltage at which the circuit should be operated. 
Stacking of transistors raises the Vdd,limit of a circuit well above that of a simple inverter. The 
location of the energy minimum of any circuit is a compromise between the dynamic and leakage 
energies. The point of intersection of the dynamic and leakage energy curves is defined as the 
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minimum energy point of the circuit. The activity factor, α, Vth, Leff, sub-Vth slope and Ion are 
interdependent and should be considered for determining the minimum energy point of any design. 
The minimum energy operation point (Emin) for a digital circuit means that the circuit 
consumes less Energy per cycle than any other point in the parameter space. Among the different 
parameters, power supply voltage (Vdd) and device threshold voltage (Vth) are mainly considered 
for the minimum energy point. The energy and delay contours for a ring oscillator circuit with 
varying Vdd and Vth show that Emin occurs in the subthreshold region [52]. For given Vdd and Vth, 
the minimum energy point for a circuit is determined by the relationship between energy and 
latency. As Vdd scales down, dynamic energy is quadratically reduced, while the delay of a circuit 
exponentially increases at supply voltages below Vth. The increased delay induces an exponential 
increase of leakage energy. The minimum energy point occurs where the magnitudes of dynamic 
energy and leakage energy are equal. The switching activity of a circuit affects its minimum energy 
point. When the dynamic energy is decreased by reducing switching events, the leakage energy 
remains constant with switching activity. Thus, the leakage energy contributes substantially more 
to the total energy of a circuit. In that case, the minimum energy point occurs at higher supply 
voltages compared to higher activity circuits. Adversely, higher switching circuits move the 
minimum energy point to lower supply voltages to suppress the dynamic energy. There are two 
representative minimum energy models in the literature. First, when the operating frequency and 
technology of a subthreshold circuit are given, the minimum energy model is derived to obtain the 
closed forms for optimal Vdd and Vth, respectively [53]. This model uses fitting parameters 
normalized to a characteristic inverter for the given technology, where the minimum sized inverter, 
for simplicity, is a good choice. All other gates are normalized with respect to the inverter. 
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Figure 3: Energy per cycle for an 8-bit ripple carry adder through HSPICE [54] simulation in 
PTM 90 nm CMOS, Emin = 3.29 fJ at Vdd = 0.17 V (Vth,pmos = -0.21 V and Vth,nmos = 0.29 V). 
2.6 Leakage Mechanism 
Static power is dissipated during the idle time, that is, when no transition or switching 
activity occurs. As the transistor threshold voltage, channel length, and gate oxide thickness are 
reduced in deep submicron (DSM) regimes, the static power dissipation becomes a challenging 
obstacle for the development of modern ICs. Consequently, the identification of the different 
leakage components is pivotal for the analysis and design of low-power applications. Figure 4 [55] 
denotes the seven transistor intrinsic leakage mechanisms in short channel devices. 
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Figure 4: Short-channel transistor mechanisms: (I1), reverse biased p-n junction; (I2), 
subthreshold or weak inversion; (I3), drain-induced barrier lowering; (I4), punch-through; (I5), 
gate-induced drain leakage; (I6), gate oxide tunneling; and (I7), hot-carrier injection. 
I1 is the reverse bias p-n junction leakage. Drain-to-substrate and source-to- substrate 
junctions are normally reverse biased, occasioning a p-n junction leakage current. It has two 
components: i) the minority carrier diffusion/drift near the edge of the depletion region, and ii) the 
electron-hole pair generation in the depletion region of the reverse biased junction. If both the n- 
and p-regions are heavily doped, which is the case of an advanced MOS, to mitigate short-channel 
effects, Band-to- Band Tunneling (BTBT) can also be present. The effect dominates the p-n 
junction leakage component. IBTBT occurs when a high electric field (> 106V/cm), across the 
reverse biased junction, leads to electrons from the valence band of the p-side to migrate to the 
conduction band of the n-side, as denoted in Figure 5 [56]. 
I2 is the weak inversion or subthreshold conduction current between the source and drain. 
It occurs when the gate voltage is below the threshold voltage (Vg < Vth). Recently, this current 
dominates device off-state leakage mechanisms due to the low Vth values of transistors [57]. This 
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weak inversion current is the drive current in the subthreshold regime. Consequently, this leakage 
component is looked at the next section. 
 
Figure 5: Band-to-band tunneling in an nMOS: valence band electron tunneling from the valence 
band of the p-side to the conduction band of the n-side; the total voltage drop across the junction, 
the reverse bias voltage and the built-in voltage is greater than the energy-band gap, (Vapp + ψbi > 
Eg). 
I3 is the Drain-Induced Barrier Lowering (DIBL). It occurs when a high drain voltage is 
applied to a short-channel device, and thus, the potential (voltage) barrier (to the electrons for an 
nMOS) at the surface between the source and drain is lowered. For example, consider the potential 
energy barrier at the surface between the drain and source, depicted in Figure 6 [58]. At the off 
condition, this potential prevents the flow of electrons between the terminals. However, as the 
drain voltage is increased, the potential barrier is reduced in short-channel devices. In this way, 
the higher the drain voltage applied to a short channel device, the lower the barrier height is, and 
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thus, the source injects carriers into the channel surface without the control gate voltage playing a 
role [58]. 
I4 is the channel punch-through. At even higher drain voltages and channel length 
reductions, the drain and source depletion regions approach each other and eventually merge in 
the deep substrate. As a result, the gate totally loses control over the channel, and the flow of the 
drain current becomes independent of the control voltage [58]. 
I5 represents the Gate-Induced Drain Leakage (GIDL). It is the result of the influence of 
high electric fields on the gate-drain overlap region. Consequently, the depletion width of the drain 
to substrate p-n junction is thinned out [58]. Carriers are generated in the substrate and drain from 
the direct band-to-band tunneling, trap-assisted tunneling, or a combination of thermal emission 
and tunneling [57]. Oxide thickness (Tox) reductions and higher supply voltages lead to a higher 
potential between the gate and the drain, which in turn, enhances the electric field dependent GIDL. 
I6 refers to oxide leakage tunneling. The continuous reduction of the oxide thickness leads 
to an increase in the field across Tox. The high electric field results in the tunneling of electrons 
from the inverted substrate-to-gate and also from the gate-to-substrate through Tox. This current 
flow is known as oxide leakage tunneling. The direct tunneling of electrons is signified in Figure 
7. 
I7 is the gate current due to hot carrier injection. If a region with a high electric field is 
located near the Si-SiO2 interface (as it occurs in the pinch-off condition), some of the electrons 
or holes can gain sufficient energy from the field to cross the interface potential barrier and enter 
the oxide layer. This phenomenon, called a hot-carrier injection, is represented in Figure 7 [58]. 
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Figure 6: Tunneling of electrons: direct tunneling occurs when the potential drop across the gate 
oxide is lower than the barrier height of the tunneling electron (Vox < φox). 
 
Figure 7: Injection of hot electrons from the substrate to the oxide. 
 
21 
 
2.7 Conclusion 
This chapter describes some issues in reducing power consumption in scaled devices. A 
MOS’s intrinsic leakage mechanisms are explained. The three more contributive leakage 
components in DSM technologies are subthreshold, oxide tunneling, and reverse bias p-n junction 
BTBT. Subthreshold leakage is the drive current in the subthreshold regime. In addition, the 
characteristics of MOS transistors in the subthreshold region are examined with respect to the 
strong inversion regime, including current flow mechanism, intrinsic capacitances, and the 
exponential relation between the gate voltage and drain current. Then, the paradigms of 
subthreshold logic are outlined. Subthreshold logic and strong inversion CMOS logic share several 
properties such as high noise margins, and low output impedance with improved features in power 
consumption and gain. Beginning with the analog field, it was not until the late 1990s that 
subthreshold circuits attracted attention in the digital domain; since then, several subthreshold 
systems have been implemented with standard DSM technologies. Later, process variations and 
their impact on circuit behavior are presented. The three essential parameters to account for 
variations are: oxide thickness, channel length, and channel doping concentration. Variability is 
one of the most challenging obstacles in recent technologies, and is accentuated in subthreshold 
designs. Finally, an optimized transistor structure for subthreshold operation is discussed, as a 
promising construction block in terms of simplified fabrication processes, faster operation, and 
lower power consumption.
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CHAPTER 3 
IMPLANTATION PROFILES 
 
Devices for super-threshold circuit usually employ halo and retrograde doping profiles in 
the channel to eliminate many unwanted effects. Devices for subthreshold circuits do not require 
halo and retrograde doping profiles. This will reduce the number of steps in the fabrication process, 
the parasitic capacitance, and the substrate noise dramatically. This chapter introduces four new 
doping profiles for devices to be used in the ultra-low-power subthreshold circuits. The proposed 
scheme addresses doping variations along all the dimensions (length, width and depth) of the 
device. Therefore, the approaches are three dimensional (3D) in nature. This new doping scheme 
proposes to employ Gaussian distribution of doping concentration along the length of the channel 
with highest concentration at the middle of the channel. The doping concentration across the depth 
of the device from the channel region towards the bulk of the device can follow one of the 
following four distributions: (a) exponentially decreasing, (b) Gaussian, (c) low to high, and (d) 
uniform doping. The proposed doping scheme keeps the doping concentration along the width of 
the device uniform. Therefore, under this scheme we achieve four sets of new 3D doping profiles. 
Results show that a device optimized with any of the four proposed doping profiles would offer 
higher ON current in the subthreshold region than a device with the conventional halo and 
retrograde doping profiles. Among the four 3D doping profiles for the subthreshold device some
23 
 
 has better ON current than the others. Based on specific requirements one of these four doping 
profiles can be adopted for different ultra-low-power applications. 
3.1 Introduction 
Device, circuit, architecture, and system level requirements for ultra-low-power 
subthreshold circuits (that would be operated below the threshold voltage) are often different from 
the conventional super-threshold circuits (that are operated above the threshold voltage). Also, the 
requirements would be different for digital, analog, and mixed signal applications [1], [2]. One of 
the important aspects of the design is the doping profile along the length, width, and depth of a 
transistor. Deeply scaled analog CMOS device design for system-on-chip (SOC) applications is 
very challenging because of the conflicting requirements of the analog and digital circuits [3], [4].  
Also, aggressive scaling of power supply is preferred in digital logic circuits, but this leads to 
degraded signal range and lower design margins for analog circuits [5]. It is observed that with 
lateral asymmetric channel (LAC) doping the total gate capacitance of a transistor is reduced by 
almost 10% in the saturation region at 100nm technology node compared to the conventional 
MOSFETS [6], [7]. Transistor capacitances have significant influences on its RF performance. 
Furthermore, in the subthreshold region, the transistor input capacitance is less than that of strong 
inversion operation. The transistor input capacitance in subthreshold is a combination of intrinsic 
capacitance, depletion capacitance, parasitic capacitance and fringing capacitances of a transistor. 
In contrast, the input capacitance in strong inversion operation is dominated by the oxide 
capacitance. Due to the smaller capacitance and lower supply voltage (maximum limit is the 
threshold voltage of the transistor) digital subthreshold circuits consume significantly less power 
than their strong inversion counterpart at a particular frequency of operation. In [8], the electron 
velocity overshoot phenomenon in the inversion layer is experimentally investigated for a novel 
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thin film silicon-on-insulator (SOI) test device with channel lengths down to 0.08µm. The test SOI 
structure used LAC doping profile [9]. The high field drift velocity of the inversion carriers is 
measured. Simulation results show that very uniform carrier density and drift velocity can be 
achieved with LAC profile in SOI device. 
Short-channel devices are usually optimized for super-threshold circuits to ensure higher 
mobility, lower drain-induced barrier lowering (DIBL), reduced leakage, and minimal threshold 
voltage roll-off. However, a transistor optimized for super-threshold circuit may not be optimal 
for the subthreshold region where effects like DIBL, threshold voltage roll-off, and electron/hole 
tunneling are much less significant [10]. As a consequence, high doping, traditionally used in the 
super-threshold device to overcome the short-channel effect (SCE) will not be critical for 
subthreshold operation [11]. In super-threshold device, the main functions of halo and retrograde 
doping [12], [13] are to reduce DIBL, prevent body punch through, and control the threshold 
voltage of the device independent of its subthreshold slope. Since DIBL, body punch through and 
threshold voltage variation are not severe in the subthreshold device due to lower supply voltage, 
the halo and retrograde doping is not required for such design. High to low doping profile has been 
proposed for subthreshold operation in [10]. For subthreshold circuit operation lower subthreshold 
swing and internal device capacitances are critical. However, existing doping profiles do not offer 
any means to address these critical needs. Also the operating current of subthreshold device is the 
subthreshold leakage current of the conventional device. Because of the low voltage and leakage 
current based operation subthreshold circuits will not operate at very high frequency. Figure 8(a) 
shows the region of operation of the subthreshold logic circuits. Power consumption is becoming 
a critical issue in super-threshold device. Technology scaling results in reduction of the total power 
consumption in super-threshold domain. Figure 8(b) shows how technology scaling can reduce the 
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total average power consumption of an inverter (driving an identical inverter), all operating at the 
same frequency [10]. Dramatic reduction of average power consumption is also possible in the 
subthreshold circuits with technology scaling. 
  
(a) (b) 
Figure 8: (a) Subthreshold logic region of operation and (b) average power consumption of 
different technology nodes [10]. 
We are currently exploring a set of new doping profiles for devices to be used in the 
subthreshold circuits. Here, we have outlined the general principle of this new doping scheme. We 
have presented the outline of four possible combinations of doping profiles along the three 
dimensions of the device for the subthreshold circuits. This four new doping profile is 
characterized by Gaussian distribution along the X-direction (along the channel length) and 
exponentially decreasing, Gaussian, low-to-high or uniform doping concentration along the Y-
direction (towards the depth) of the device. 
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(a) (b) 
  
(c) (d) 
Figure 9: (a) X-direction Gaussian and Y-direction Gaussian doping, (b) X-direction Gaussian 
and Y-direction Exponentially decreasing doping (c) X-direction Gaussian and Y-direction 
uniform doping, and (d) X-direction Gaussian and Y-direction low-to-high doping. 
3.2 Proposed Doping Scheme for Subthreshold Device 
The proposed doping scheme would bring changes in doping properties along the length 
(X direction) and depth (Y direction) of the device and keep the doping concentration along the 
width constant. The doping profile in X direction is kept somewhat constant in most of the previous 
designs and only the Y direction doping profiles have been varied. We propose a three-dimensional 
doping scheme, where doping profiles would be varied in both directions. We propose to adopt 
Gaussian distribution of doping density in the X direction and one of the four different doping 
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profiles in the Y directions for subthreshold devices. Based on the proposal we would get four 
possible combinations of two-dimensional doping profiles illustrated in Figure 9. Superposition of 
two 2D doping profiles in X and Y directions would lead to a 3D doping profile for the device 
under each combination. In this chapter we will focus on the following four combinations of 3D 
doping profiles: (i) Gaussian distribution of doping profiles in both X and Y direction, (ii) Gaussian 
distribution in X and exponentially decreasing in Y direction, (iii) Gaussian distribution in X and 
low-to-high distribution in Y direction, and (iv) Gaussian distribution in X and uniform 
distribution in Y direction. For all four combinations we assume the doping density along the width 
of the device is uniform. It is anticipated that each combination will have certain prospects and 
constrains for different applications of subthreshold circuits. In this project, we plan to show that 
for a particular technology generation, lower power and higher performance can be achieved in 
the subthreshold region by redesigning the devices specifically for subthreshold operation. 
Conventional super-threshold devices use combination of halo or retrograde doping along 
the channel and uniform or high-to-low doping along the depth of the channel. In this dissertation 
we have applied the proposed four doping profiles in the super-threshold device as well to perform 
a comparative analysis of the performance both in the super- and sub-threshold devices with the 
proposed doping scheme. Each of these four doping combinations opens the door for a new class 
of subthreshold devices optimized for specific set of ultra-low-power applications in analog, digital 
and mixed signal domains. Our future work will present detail comparative analysis of various 
performance parameters of the doping profiles of Figure 9a to Figure 9d in a more comprehensive 
form along with the validation using device level simulation tools like TCAD and test data if 
possible. Here we concentrate on the analytical proof and qualitative analysis of proposed doping. 
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(a) (b) 
Figure 10: (a) Doping distribution along X-dimension – from the middle of the channel to drain 
(source) end and (b) all four doping distribution along Y-direction from the top surface of the 
channel towards the bottom surface of the substrate. In (a) red is for the proposed doping profile 
for subthreshold device and blue is of conventional device. 
3.3 Mathematical Modelling and Analysis 
A technique based on the subthreshold current–voltage (I-V) characteristics to extract 2-D 
doping profiles is proposed in [14]. Here we propose a new doping profile for subthreshold device 
operation using similar approach. We modeled MOSFET subthreshold current based on the 
proposed doping profile. The formulation of the model is shown for NMOS transistor and can be 
easily applied to PMOS transistor. Device structure with Gaussian shaped channel doping along 
the X dimension (length of the channel) has been considered as shown in Figure 10a. In 
conventional super-threshold device the doping concentration at the middle of the device is the 
lowest and at the source (drain) ends it is the highest (blue line) and it will lead to form an inverse 
Gaussian shape dopant distribution. In our proposed scheme for subthreshold device (red line), the 
middle of the channel has highest doping concentration and the drain (source) end has the lowest. 
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The variation of doping concentration from the middle towards the both ends is of Gaussian shape 
under our proposed scheme. And the proposed doping profile (red line) is exactly the inverse of 
the existing doping profile (blue line). The reason behind selecting the inverse model of X 
dimension doping profile has been discussed earlier. Across the vertical middle line of the device 
the doping is symmetrical. In this dissertation, for the Y direction (along the depth of the device) 
we consider the variation of doping concentration as depicted in Figure 10b, where the four 
different Y dimension doping density from the channel surface towards the body of the device are 
shown. The 2D Gaussian doping profile in the channel can be represented as in (3.1) [14]. 
𝑁𝑐ℎ𝑒𝑓𝑓(𝑥, 𝑦) =  𝐴𝑝𝛤𝑥−𝑐ℎ(𝑥)𝛫𝑦−𝑐ℎ(𝑦) + 𝑁𝑠𝑢𝑏                                                   (3.1) 
𝛤𝑥−𝑐ℎ(𝑥) = 𝑒𝑥𝑝
(
−(𝑥)2
𝜎1𝑥−𝑐ℎ
2 )
, −
𝐿𝑒𝑓𝑓
2
≤ 𝑥 ≤ + 
𝐿𝑒𝑓𝑓
2
                                       (3.2) 
𝛤𝑥−𝑐ℎ(𝑥) = 𝑒𝑥𝑝
(
−(𝑥−𝛽𝑐ℎ)
2
𝜎1𝑥−𝑐ℎ
2 )
, 0 ≤ 𝑥 ≤ 𝛽𝑐ℎ                                                  (3.3) 
Equations (3.2) and (3.3) represents X dimension doping distribution for subthreshold and 
super-threshold device operation. For subthreshold device, the X dimension has high doping at the 
center of the channel and falls off towards the source or drain junction as in (3.2). For super-
threshold the X dimension has low doping at the center of the channel and increase towards the 
source or drain junction as depicted in (3.3). Leff is the effective length of the channel and βch 
controls the position of the effective doping along the channel. Here (3.4) illustrates the Gaussian 
Y dimension (from the channel surface towards the body) doping profile for the subthreshold 
device. Gaussian doping profile along Y-dimension is realized by lower doping in the channel area 
followed by exponentially increase towards the bulk and reaches to a peak value at 𝑦 = 𝛼𝑐ℎ. After 
peak the doping will exponentially decrease and reaches to steady state at 𝑦 ≤ 2𝛼𝑐ℎ. Parameter 
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𝛼𝑐ℎ controls the position and 𝜎1𝑦−𝑐ℎ controls the variance of gaussian doping profile along y-
dimension. Since the doping distribution is getting low inside lower end of the bulk that will lead 
to reduce the capacitance of the bottom junction and reduces substrate noise effects and parasitic 
latch-up problems. And strong doping between channel area and lower end of the bulk will help 
to form the channel very fast at lower threshold voltage. 
𝛫𝑦−𝑐ℎ(𝑦) = 𝑒𝑥𝑝
(
−(𝑦−𝛼𝑐ℎ)
2
𝜎1𝑦−𝑐ℎ
2 )
,    0 ≤ 𝑦 ≤ 2𝛼𝑐ℎ                                                         (3.4) 
Equation (3.5) illustrates the exponentially decreasing Y dimension (from the channel 
surface towards the body) doping profile for the subthreshold device. 
𝛫𝑦−𝑐ℎ(𝑦) = 𝑒𝑥𝑝
(
−(𝑦−𝛼𝑐ℎ)
2
𝜎1𝑦−𝑐ℎ
2 )
, 𝛼𝑐ℎ = 0, 0 ≤ 𝑦 ≤ 𝑑                                                 (3.5) 
Here 𝑑 is the depth of the device (measured from the channel surface to the bottom surface 
of the substrate). The parameter 𝛼𝑐ℎ controls the position and 𝜎1𝑦−𝑐ℎ controls the variance of 
exponentially decreasing doping profile along Y-direction. Here 𝛼𝑐ℎ = 0 means that the variation 
of doping concentration starts from the surface of the channel. Since the doping at lower end is 
low this will also lead to the reduced capacitance at the bottom junction, lower substrate noise and 
lower parasitic latch-up problems. 
𝛫𝑦−𝑐ℎ(𝑦) = 𝑒𝑥𝑝
(
−(𝑦−𝛼𝑐ℎ)
2
𝜎1𝑦−𝑐ℎ
2 )
, 𝜎1𝑦−𝑐ℎ = 𝑐, 0 ≤ 𝑦 ≤ 𝑑1                                        3.6(𝑎) 
               = 𝑒𝑥𝑝
(
−(𝑦−𝛼𝑐ℎ)
2
𝜎1𝑦−𝑐ℎ
2 )
,  𝜎1𝑦−𝑐ℎ = ∞,  𝑑1 ≤ 𝑦 ≤ 𝑑2                                    3.6(𝑏) 
Equation 3.6 (a) and (b) shows the low to high doping distribution along the Y-direction 
of the device. Low-to high doping profile along y-dimension is realized by the low doping at the 
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beginning of the channel and high doping beneath the channel. Where 𝑑1  and 𝑑2 is the length 
from gate oxide to a fixed point inside substrate. Since the doping density is low-to-high 𝑑1 set the 
final boundary of low doping density from top surface of the channel. 𝑑2 set the final boundary of 
higher doping where low doping density has stopped at 𝑑1. Parameter 𝛼𝑐ℎ controls the position 
and 𝜎1𝑦−𝑐ℎ(constant) controls the variance of uniform doping profile along Y-dimension. 
𝜎1𝑦−𝑐ℎ = ∞ will ensure that channel doping has constant high doping in the y direction for 𝑑1 ≤
𝑦 ≤ 𝑑2. Higher doping concentration in the channel reduce depletion width and short channel 
effect. Since in this proposed doping short channel effect is minimum but high doping inside 
channel even help more to reduce this kind of effect.  However, the low-high profile does not 
require any special sputtering or ion-implant steps (as it is required for halo/retrograde doping) 
and hence, significantly reduces the process complexity and cost. 
𝛫𝑦−𝑐ℎ(𝑦) = 𝑒𝑥𝑝
(
−(𝑦−𝛼𝑐ℎ)
2
𝜎1𝑦−𝑐ℎ
2 )
, 𝜎1𝑦−𝑐ℎ = ∞, 0 ≤ 𝑦 ≤ 𝑑                                       (3.7) 
Uniform doping profile in (3.7) along y-dimension is realized by the constant doping from 
channel surface to underneath the channel. 𝜎1𝑦−𝑐ℎ = ∞ will ensure that channel doping has no 
variation in the y direction for 0 ≤ 𝑦 ≤ 𝑑. To suppress short-channel effects such as DIBL and 
threshold voltage roll-off, extremely high levels of channel doping are required for super-threshold 
device, but these results in increased leakage and degraded electron mobility. Since subthreshold 
circuit has minimum short channel effect which will require low level of uniform channel doping 
that will lead to reduce leakage power and degraded mobility. 
In subthreshold operation the bias voltage is less than that of super-threshold operation. 
Therefore, the doping profile for subthreshold operation has to be optimized for low bias voltage. 
The subthreshold current flowing through the transistor can be given by (3.8) [15]. 
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𝐼𝑠𝑢𝑏 =
𝑤𝑒𝑓𝑓
𝐿𝑒𝑓𝑓
µ√
𝑞𝜀𝑠𝑖𝑁𝑐ℎ𝑒𝑓𝑓
2𝜙𝑠
𝑣𝑇
2 × 𝑒𝑥𝑝 (
𝑉𝑔𝑠 − 𝑉𝑡ℎ
𝑚𝑣𝑇
) (1 − 𝑒𝑥𝑝 (
−𝑉𝑑𝑠
𝑣𝑇
))                              (3.8) 
In (8), Ncheff is the effective channel doping, Фs is the surface potential, m is the body 
effect and vT is the thermal voltage. Different parameters in the above model depend on the 
effective channel doping. The effective channel doping can be calculated by (3.9), where Δch is the 
area of the channel region that under the influence of the gate. The X and Y directional doping 
profiles in (3.9) would be calculated using (3.2) to (3.7) depending on the type of doping profile 
has chosen. 
𝑁𝑐ℎ𝑒𝑓𝑓 =  
𝐴𝑝
𝛥𝑐ℎ
∫ 𝛤𝑥−𝑐ℎ(𝑥)𝑑𝑥
𝑥=+
𝐿𝑒𝑓𝑓
2
𝑥=−
𝐿𝑒𝑓𝑓
2
∫ 𝛫𝑦−𝑐ℎ(𝑦)
𝑦=2𝛼𝑎
𝑦=0
𝑑𝑦 + 𝑁𝑠𝑢𝑏                                  (9) 
In subthreshold operation the current flowing from the drain to source of transistor is 
known as the subthreshold current. Using charge sharing model the threshold voltage [16], [17] 
can be expressed as: 
𝑉𝑡 = 𝑉𝐹𝐵 +Ф𝑠 + 𝛾√Ф𝑠0 − 𝑉𝑏𝑠 (1 − 𝜆
𝑋𝑑
𝐿𝑒𝑓𝑓
)                                         3.10(𝑎) 
𝑋𝑑 = √
2𝜀𝑆𝑖
𝑞𝑁𝑐ℎ𝑒𝑓𝑓
√Ф𝑠0 − 𝑉𝑏𝑠                                                                     3.10(𝑏) 
Where VFB is the flat band voltage, Фs0 is the zero bias surface potential, γ is the body 
factor, Xd is the depletion layer thickness, λ is a fitting parameter (~1) [16], [17]. Фs of short 
channel devices from its zero bias value due to short channel effect like DIBL and Vth roll off. 
The inverse subthreshold slope (S) for the short channel device, considering the penetration of the 
drain-induced electric field in the center of the channel is given by [17] 
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𝑆 = ln(10)
𝑘𝑇
𝑞
(
1
𝜆
+
𝐶𝑑
𝐶𝑜𝑥
)                                                                                 3.11(𝑎) 
𝜆 ≈ 1 − 2 exp (−
𝐿𝑒𝑓𝑓
2𝑙
)                                                                                    3.11(𝑏) 
𝑙 = √
𝜀𝑆𝑖𝑡𝑜𝑥𝑋𝑑
𝜀𝑜𝑥
                                                                                                      3.11(𝑐) 
Cd and Cox are the depletion and oxide capacitance of the device. The influence of the short 
channel effect on the subthreshold swing is determined by factor λ. l is the characteristics length, 
εSi and εox are the permittivity of the silicon and silicon oxide, tox is the oxide capacitance and Xd 
is the depletion width. 
In the rest of this section we have analyzed the performance of the proposed four doping 
profiles for the subthreshold device compared to a super-threshold device. A super-threshold 
device is a device that is operated (ON state) with a voltage above the threshold voltage of a 
conventional MOSFET. In Figure 8a the threshold voltage Vth~0.3V under which the device is 
considered OFF. On the other hand the operating region of a subthreshold device is complete 
moved to the subthreshold region (0V to 0.3V in the case of Figure 8a). Within that subthreshold 
region the subthreshold device must have distinguishable OFF and ON states. Therefore, our area 
of interest in Figure 8a is the subthreshold region, where a voltage very close to 0V will be 
considered as the OFF state and a voltage close to Vth would be considered as the ON state. A 
steeper subthreshold slope translates to higher Ion/Ioff ratio within this region of interest in Figure 
8a. In our analysis all the simulations are done for the voltage range 0V to 0.3V (from Figure 1a 
we see that assumed threshold voltage Vth~0.3V). In all the simulations below we define a device 
as a super-threshold device if it uses the conventional halo and retrograde doping profile and it is 
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optimized for the operation in the linear and saturation regions (above Vth~0.3V) of a MOSFET. 
Here we have tried to demonstrate that if the operation of this super-threshold device is shifted to 
its subthreshold region (below Vth~0.3V range) without changing the doping profile, the current it 
can deliver would be significantly less than a device optimized for the operation in the subthreshold 
region. Here, the device optimized for the subthreshold region operation is defined as a 
subthreshold device. Figure 13 to Figure 18 show that the current for the voltage range 0V to 
Vth~0.3V provided by a super-threshold device is less than a subthreshold device using our 
proposed doping profiles. 
  
(a) (b) 
  
(c) (d) 
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(e) 
Figure 11: Threshold voltage variation with gate length: (a) exponentially decreasing doping 
profile, (b) Gaussian doping profile, (c) low to high doping profile (d) uniform doping profile 
and (e) combined threshold voltage versus gate length for subthreshold device. Where 
𝑁𝑆𝐷 = 1.7 × 10
19and 𝑁𝑠𝑢𝑏 = 1.0 × 10
15. 
  
(a) (b) 
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(c) (d) 
 
(e) 
Figure 12: SS variation with gate length for subthreshold and super-threshold device: (a) 
exponentially decreasing doping profile, (b) Gaussian doping profile, (c) low to high doping 
profile (d) uniform doping profile and (e) combined SS versus gate length for subthreshold 
device at constant Ioff = 1nA/µm. Where Leff = 50 nm, Weff = 1µm, doping density at source and 
drain region 𝑁𝑆𝐷 = 1.7 × 10
19, tox = 1nm, T = 300 K, 𝜎1𝑦−𝑐ℎ = 21 𝑛𝑚 𝜎1𝑥−𝑐ℎ = 10 𝑛𝑚 and 
Vdd = 0.2 V. 
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Figure 11 shows how threshold voltage varies with the change of the gate length. Super-
threshold device shows higher threshold voltage as compared to the subthreshold device for all the 
proposed doping profiles. Therefore, the proposed doping profile for the subthreshold device 
improves (lowers) the threshold voltage that would lead to higher ON current and faster transition 
to the ON state. From Figure 11 it can be observed that with the decrease of channel length the 
threshold voltage also decreases for both super-threshold and subthreshold devices. Figure 12 
shows the subthreshold swing versus gate length plot for different doping profiles. This figure 
provides an insight of the subthreshold swing of a device with the proposed doping. Figure 13 
shows the Ion versus Vds plot for four different doping profiles for the super-threshold and the 
subthreshold devices. For all four cases the subthreshold device shows higher ON current 
compared to the super-threshold device. Among the four doping profiles uniform doping profile 
gives the highest ON current and exponentially decreasing doping profile gives the lowest ON 
current for both the super-threshold and subthreshold devices. 
Table 1: Intrinsic Delay of Gate Length 50 nm 
 
 
 
Parameter 
 
 
Doping Profile 
Subthreshold 
Device  
Super-threshold 
Device  
Exponentially 
Decreasing 
0.209 ps 0.310 ps 
Gaussian 0.104 ps 0.155 ps 
Low to High 0.097 ps 0.014 ps 
Uniform 0.00194 ps 0.00282 ps 
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Table 2: Reff and Ceff Sub Components of Delay Value 
 
 
 
Parameter 
 
 
Doping Profile 
Subthreshold 
Device 
Reff  
Subthreshold 
Device 
Ceff  
Exponentially 
Decreasing 
≥99.99%  
       
    ≤ 0.01% 
Gaussian ≥99.98%     ≤ 0.02% 
Low to High ≥99.96%    ≤ 0.04% 
Uniform ≥99.999%    ≤ 0.001% 
 
Table 3: Tabulated Ion at constant Ioff =1nA/µm 
 
 
 
Parameter 
 
 
Doping Profile 
Subthreshold 
Device Ion 
(A/µm)  
 
Super-threshold 
Device Ion 
(A/µm) 
 
Exponentially 
Decreasing 
7.4×10-6 5.0×10-6 
Gaussian 1.48×10-5 1.0×10-5 
Low to High 1.6×10-5 1.1×10-5 
Uniform 8×10-4 5.5×10-4 
 
Table 1 provides the comparison of the intrinsic delay of the device for all the proposed 
doping profiles. It is observed that for all cases the subthreshold device has lower delay than the 
super-threshold device. Among the four options the uniform doping profile gives the lowest delay 
and exponentially decreasing doping profile gives the highest delay. Table 2 shows the 
contribution of Reff and Ceff subcomponent of intrinsic delay value. Intrinsic delay value of the 
proposed doping profile based device have been calculated using the equation below. 
𝐼𝑛𝑡𝑟𝑖𝑛𝑠𝑖𝑐 𝑑𝑒𝑙𝑎𝑦 =
𝑀𝑎𝑥𝑖𝑚𝑢𝑚 𝑔𝑎𝑡𝑒 𝑐𝑎𝑝𝑎𝑐𝑖𝑡𝑎𝑛𝑐𝑒 × 𝑉𝑑𝑑
𝑀𝑎𝑥𝑖𝑚𝑢𝑚 𝑠𝑎𝑡𝑢𝑟𝑎𝑡𝑖𝑜𝑛 𝑐𝑢𝑟𝑟𝑒𝑛𝑡
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The gate delay (or propagation delay) is divided into two terms: the intrinsic gate delay and 
the (external) gate load delay. The intrinsic gate delay depends on the physical characteristics of 
the MOSFET transistors. The load delay includes the slowing effect of the load on the gate 
propagation delay. Therefore, the intrinsic gate delay equals the propagation delay under zero load 
condition. Already from the 0.25μm technology generation, the interconnect delay began to surpass 
the intrinsic gate delay. It is clear that, for state-of-the-art technologies, the gate delay is no longer 
the limiting factor for the circuit speed. Only, when a spacer with an optimized dielectric constant 
is used, the intrinsic gate delay shows a relatively strong dependency on the gate capacitance rather 
than on the drive current. Total effective capacitance Ceff is consist of depletion capacitance Cdep 
and the inner fringe capacitance Cif. In our proposed subthreshold device structure, there is no 
double halo doping to reduce the impact of inner fringe capacitance. But for the super-threshold 
device the inner fringe capacitance value will be comparatively higher than the subththreshold 
device. So the capacitive dependence of intrinsic delay is higher in the super-threshold device 
compared to the subthreshold device. Even though the capacitance impacts are small the Cdep part 
contributes more compared to Cif part in intrinsic delay calculation. 
In Table 3 we have tabulated the subthreshold and super-threshold Ion value at a constant 
Ioff = 1nA/µm. For the same Ioff, the better the subthreshold slope the better is the device. In Figure 
12, we have plotted the subthreshold slope for both the subthreshold device and the super-threshold 
device. From Figure 12 it is evident that the subthreshold slope of the devices using the proposed 
doping profiles is always better than the super-threshold device and hence it will deliver more Ion. 
Since our interest is in the region below the threshold voltage, we are not interested in the exact 
value of the threshold voltage, as long as we meet a predefined Ioff. The work function of both the 
subthreshold and the super-threshold devices has been adjusted so that it gives an Ioff = 1nA/µm. 
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In all of our simulations the same gate work function has been used and henceforth Ioff will remain 
constant. It should also be noted that as the reverse bias increases, Ioff decreases (due to increasing 
Vth). As a result, the peak doping concentration Ap has to be commensurately lowered to ensure Ioff 
= 1nA/µm. A peak doping concentration of Ap = 2×1019 cm-3 and Nsub = 10.4×1013 gives an Ioff = 
1nA/µm. Finally, it is evident that our doping profiles offer a fundamental improvement in Ion at 
constant Ioff. 
In this design we applied the same four doping profiles in the Y dimension (towards the 
depth) of the device for both the super-threshold and subthreshold operations for better comparison 
in each case of the four different profiles. In the X direction (along channel length), for super-
threshold operation high-doped double halo effect at the source and drain ends has been considered 
and peak doping is varied. In case of the subthreshold device operation there is no high-doped 
double halo doping. Only the peak doping is varied and low doping is present at the source and 
drain ends.  Figure 14 shows the variation of Ion with the variation of the peak doping density (Ap) 
in the super- and sub-threshold devices for the four proposed doping combinations. 
  
(a) (b) 
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(c) (d) 
 
(e) 
Figure 13: Ion variation with Vds for subthreshold and super-threshold device: (a) exponentially 
decreasing doping profile, (b) Gaussian doping profile, (c) low to high doping profile (d) uniform 
doping profile and (e) combined Ion variation with Vds for subthreshold device at constant Ioff = 
1nA/µm. Where Leff = 50 nm, Weff = 1µm, doping density at source and drain region 
𝑁𝑆𝐷 = 1.7 × 10
19, tox = 1nm, T = 300 K, 𝜎1𝑦−𝑐ℎ = 21 𝑛𝑚 𝜎1𝑥−𝑐ℎ = 10 𝑛𝑚 and Vdd = 0.2 V. 
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(a) (b) 
  
(c) (d) 
Figure 14: Ion-Peak doping density for super- and sub-threshold device: (a) exponentially 
decreasing doping profile, (b) Gaussian doping profile, (c) low to high doping profile and (d) 
uniform doping profile at constant Ioff = 1nA/µm. Where Leff = 50 nm, Weff = 1µm, doping 
density at source and drain region 𝑁𝑆𝐷 = 1.7 × 10
19, tox = 1nm, T = 300 K, 𝜎1𝑦−𝑐ℎ = 21 𝑛𝑚 
𝜎1𝑥−𝑐ℎ = 10 𝑛𝑚 and Vdd = 0.2 V. 
From Figure 14 it has been observed that as the peak doping decreases Ion decreases at the 
same time. The decreasing rate and magnitude of Ion for subthreshold device is smaller than the 
super-threshold device. Higher Ion for subthreshold device than super-threshold device makes the 
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circuit faster. Doping level of the channel is very critical as can be concluded from the Figure 14. 
As the doping density goes down and becomes close to zero, Ion is significantly reduced leading to 
very slow operation, and logic switching may not be possible at such low level of current. For 
standard device the peak doping has been chosen to be 𝐴𝑝 = 2 × 10
19. From Figure 14 it is 
observed that for each of the four doping profiles Ion is higher in the subthreshold device compared 
to the super-threshold device. 
From the analysis of Figure 14 we can also observe among the four doping profiles which 
one offers better performance in cases of the super-threshold and the subthreshold circuits. For 
better understanding and easy interpretation we have produced the graphs of Figure 15 using the 
same data of Figure 14 to observe the variation of Ion with the peak doping density (Ap) for the four 
doping profiles for subthreshold devices.   It is observed that Ion demonstrates the same trend for 
the four doping profiles for subthreshold devices. In subthreshold devices uniform doping in the 
Y direction provides highest Ion among the four doping options. With exponentially decreasing 
doping density in the Y direction Ion is the lowest among the four options. 
From Figure 14 and Figure 15 it is observed that for all four doping options Ion in the 
subthreshold device is significantly higher than in the super-threshold device. This observation 
illustrates the suitability of the proposed doping scheme for the subthreshold device operation. 
Junction capacitance of the device is another important factor for both the super-threshold and the 
subthreshold devices. It has been noted that by decreasing the peak doping density the junction 
capacitance can be reduced. Since the subthreshold devices according to our proposed doping 
scheme would have low doping level at the source and drain junctions, the junction capacitance 
will be lower than the super-threshold device that has higher doping density at the source and drain 
ends. 
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Figure 15: Combined Ion-peak doping density comparison for among four different doping 
profiles for subthreshold operation at constant Ioff = 1nA/µm. 
Gate bias voltage (Vgs) is another important factor for device performance. Figure 16 shows 
the variation of Ion with the variation of Vgs. Here, Ion- Vgs variation has been plotted for both 
super- and sub-threshold devices using the four proposed doping profiles for comparative and 
qualitative analysis. It has been observed that the optimized subthreshold device has higher Ion 
compared to the super-threshold device for the same bias voltage at the gate in all cases. From the 
data of Figure 16 we can derive the graph of Figure 17, which shows, Ion-Vgs plots for the 
subthreshold devices for the four doping profiles. Again it is observed that among the four doping 
profiles uniform doping in the Y direction provides the highest Ion and the exponentially decreasing 
doping profile provides the lowest Ion for a specific Vgs. In general, the Ion of the subthreshold 
device is much higher than in the super-threshold device for all doping profiles under investigation. 
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(a) (b) 
  
(c) (d) 
Figure 16: Ion-Vgs for superthreshold and subthreshold device. Figure (a) exponentially 
decreasing doping profile, (b) Gaussian doping profile, (c) low to high doping profile and (d) 
uniform doping profile at constant Ioff = 1nA/µm. Where Leff = 50 nm, Weff = 1µm, doping 
density at source and drain region 𝑁𝑆𝐷 = 1.7 × 10
19, tox = 1nm, T = 300 K, 𝜎1𝑦−𝑐ℎ = 21 𝑛𝑚 
𝜎1𝑥−𝑐ℎ = 10 𝑛𝑚 and Vdd = 0.2 V. 
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Figure 17: Ion-Vgs comparison among four different doping profile for subthreshold operation at 
constant Ioff = 1nA/µm. 
From Figure 13 to Figure 17 the impacts of the peak doping density (Ap) the gate bias 
voltage (Vgs) and Vds on Ion have been analyzed for both super- and sub-threshold devices. We have 
identified these two key parameters (Ap and Vgs) to optimize the performance of the subthreshold 
circuits. To illustrate the prospects of the proposed doping scheme for the subthreshold circuits, 
we have analyzed the combined impacts of Ap and Vgs on Ion in the subthreshold device for the four 
different doping profiles. From the 3-D plot in Figure 18, which shows the combined impact of Ap 
and Vgs on Ion, the optimum value of 𝐼𝑜𝑛 can be selected for a specific set of peak doping density 
and 𝑉𝑔𝑠. 
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(a) (b) 
  
(c) (d) 
Figure 18-11: Ion-Vgs-peak doping density for subthreshold device. Figure (a) exponentially 
decreasing doping profile, (b) Gaussian doping profile, (c) low to high doping profile and (d) 
uniform doping profile. 
3.4 Conclusion 
In this chapter we have proposed a new doping scheme for the subthreshold device. The 
proposed scheme is characterized by Gaussian doping profile along the length of the channel (X 
direction) and four alternative doping profiles (exponentially decreasing, Gaussian, low-to-high, 
and uniform) across the depth of the device (Y direction). Therefore, under the proposed doping 
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scheme we get four doping combinations for the subthreshold device. In conventional super-
threshold device halo and retrograde channel doping profile along the channel length and high-to-
low or uniform doping profiles along the depth are usually used to eliminate short channel effects 
and other unwanted phenomenon [18], [19].  Since non-uniform doping profile is desired to 
provide better control on the electrical characteristics of the device, in previous work on the 
subthreshold design, transistors with the above-mentioned conventional doping were operated in 
the subthreshold region to implement the subthreshold logic [10]. The subthreshold devices 
operate at very low biasing voltage, which leads to minimal short channel effect. Therefore, high 
doping near source and drain as in conventional halo and retrograde doping scheme is not 
necessary for the subthreshold device. This high doping near source and drain will lead to higher 
junction capacitance, which is not desirable for ultra-low-power operation. Our proposed Gaussian 
distribution along the channel length would lead to a low doping level at the drain and source ends 
and it will lower the junction capacitance leading to faster speed and lower power consumption. 
Similarly, exponentially decreasing doping density towards the bottom surface of the device will 
lead to lower body capacitance. Other proposed doping profile also improve various other 
performance parameters. All four proposed doping profiles have been mathematically modeled 
and their prospects are analyzed.  It is observed that the on current (Ion) of the subthreshold device 
with the proposed doping profiles is higher than in super-threshold device for specific values of 
the drain bias voltage, gate bias voltage and peak doping density. 
Based on specific application requirements in ultra-low-power regime we may need 
different Ion (higher or lower). The proposed doping scheme provides four different options for the 
subthreshold circuit. Any one of the options might be the perfect choice for a specific low power 
application. We anticipate that with the current progresses in the fabrication process it would be 
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possible to incorporate the proposed doping profiles in the design of ultra-low-power circuits. This 
chapter presents a study of the doping profile optimization in the channel for subthreshold voltage 
operation. However, here we only show the variation of Ion with Vgs, Vds and peak doping density. 
Also we have shown other factors like subthreshold swing, threshold voltage variation, intrinsic 
delay, Reff and Ceff  subcomponent of intrinsic delay and tabulated Ion value at constant Ioff = 
1nA/µm. Here, we have explained the basic concept of the new doping scheme and analyzed the 
prospects of the new doping profiles for the subthreshold circuits. Our future work will cover all 
other factors and parameters that would impact the doping process and requirements in ultra-low-
power subthreshold circuits.
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CHAPTER 4 
THRESHOLD VOLTAGE CALCULATION 
 
 
One of the important aspects of integrated circuit design is the doping profile of a transistor 
along its length, width and depth. Devices for super-threshold circuits usually employ halo and 
retrograde doping profiles in the channel to eliminate many unwanted effects. Devices for 
subthreshold circuits do not require halo and retrograde doping profiles. This will reduce the 
number of steps in the fabrication process, parasitic capacitance and substrate noise dramatically. 
This chapter introduces one of the four doping profile for devices to be used in subthreshold 
circuits. The proposed scheme addresses doping variations along all the dimensions of the device. 
This new doping scheme proposes to employ Gaussian distribution of doping concentration along 
the length of the channel with highest concentration at the middle of the channel. The doping 
concentration across the depth of the device is exponentially decreasing with channel surface at 
the highest concentration. The proposed doping scheme keeps the doping concentration along the 
width of the device uniform. Results show that the optimized device with the proposed doping 
profile offers higher ON current in the subthreshold device. In this chapter, threshold voltage 
modelling has been performed and a comparative analysis is presented between super-threshold 
and sub-threshold devices threshold voltages. We have also analyzed the subthreshold swing 
characteristics of the device with the proposed doping profiles. Our analysis shows that better 
subthreshold swing can be achieved using our new doping profile based subthreshold design.
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4.1 Introduction 
Proper ion implantation or doping is one of the most critical design decisions for deeply 
scaled CMOS devices. For emerging system-on-chip (SOC) applications doping is very 
challenging due to the conflicting requirements of the analog and digital circuits. It is observed 
that with lateral asymmetric channel (LAC) doping the total gate capacitance of a transistor is 
reduced by almost 10% in the saturation region at 100nm technology node compared to the 
conventional MOSFETS [6], [7]. Transistor capacitances have significant influences on its RF 
performance. In [8], it is demonstrated that the electron velocity in the inversion layer of a novel 
thin film silicon-on-insulator (SOI) device is affected by doping profile. The test SOI structure 
used LAC doping profile. With the growing demand for ultra-low-power (ULP) circuits and 
systems, there is a critical need to engineer MOSFET devices to be operated in the sub-threshold 
region of the conventional devices. The existing doping schemes for devices that are being 
operated in the saturation region (significantly above the threshold voltage) may not be suitable 
for devices to be operated in the subthreshold region. 
In conventional integrated circuits, short-channel devices are usually optimized for 
operation in super-threshold region to ensure higher mobility, lower drain-induced barrier 
lowering (DIBL), reduced leakage, and minimal threshold voltage roll-off. However, a transistor 
optimized for super-threshold circuit may not be optimal for the subthreshold region where effects 
like DIBL, threshold voltage roll-off and electron/hole tunneling are much less significant [10]. 
As a consequence, high doping traditionally used in super-threshold device to overcome the short-
channel effect (SCE) will not be critical for subthreshold operation [11]. In super-threshold device, 
the main functions of halo and retrograde dopings are to reduce DIBL, prevent body punchthrough 
and control the threshold voltage of the device independent of its subthreshold slope. Since DIBL, 
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body punchthrough and threshold voltage variation are not severe in subthreshold device due to 
lower supply voltage, the halo and retrograde doping is not required for such designs. High to low 
doping profile [10] has been proposed for subthreshold operations. For subthreshold circuit 
operation lower subthreshold swing and internal device capacitances are critical. However, 
existing doping profiles do not offer any means to address these critical needs of ULP circuits. 
An attempt has been made by our group to explore a set of new doping schemes for devices 
to be used in the subthreshold circuits. In [20-22], we have outlined the general principle of four 
new doping schemes. Each of these doping scheme involves determining two doping profiles for 
the X-direction (along the channel length) and Y-direction (across the depth) of the device. In these 
3-dimensional schemes, we also prescribe a constant doping concentration across the width of the 
device at any depth. In [20-22], we have presented detail analysis of one doping scheme with 
Gaussian distributions of doping profile in both X and Y directions. 
 
Figure 19: Subthreshold logic region of operation [10]. 
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Figure 20: X-direction Gaussian and Y-direction Exponentially decreasing doping. Where, Leff = 
50 nm, Weff = 1µm and tox = 1nm. 
4.2 Subthreshold Doping Scheme 
The focus of this chapter is to illustrate the doping scheme with two doping profiles 
illustrated in Figure 20. In this section, we have mathematically analyzed the proposed doping 
profiles in the X and Y direction for the subthreshold device operation. A super-threshold device 
is a device that is operated (ON state) with a voltage above the threshold voltage of a conventional 
MOSFET. In conventional circuit design, any device would be considered OFF if the gate voltage 
is under 0.3V for a device with a threshold voltage Vth ~0.3V as shown in Figure 19. On the other 
hand the operating region of a subthreshold device would be completely moved to the subthreshold 
region (0V to 0.3V in the case of Figure 19). Within that subthreshold region the subthreshold 
device must have distinguishable OFF and ON states. Therefore, our area of interest in Figure 19 
is the subthreshold region, where a voltage very close to 0V will be considered as the OFF state 
and a voltage close to Vth would be considered as the ON state. A steeper subthreshold slope 
translates to higher ION/IOFF ratio within this region of interest in Figure 19. In our analysis all the 
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simulations are done for the voltage range 0V to 0.3V (from Figure 19 we see that the assumed 
threshold voltage for the device to be operated in the super-threshold region is Vth~0.3V). In all the 
simulations below we define a device as a super-threshold device if it uses the conventional halo 
and retrograde doping profile and it is optimized for the operation in the linear and saturation 
regions (above Vth~0.3V) of a MOSFET. Here we have tried to demonstrate that if the operation 
of this super-threshold device is shifted to its subthreshold region (below Vth~0.3V range) without 
changing the doping profile, the current it can deliver would be significantly less than a device 
optimized for the operation in the subthreshold region. Here, the device optimized for the 
subthreshold region operation is defined as a subthreshold device. 
A technique based on the subthreshold current–voltage (I-V) characteristics to extract 2-D 
doping profiles is proposed in [14]. Here we propose new doping profiles for subthreshold device 
operation using similar approach. We modeled MOSFET subthreshold current based on the 
proposed doping profiles. The formulation of the model is shown for NMOS transistor and can be 
easily applied to PMOS transistor. Device structure with Gaussian shaped channel doping along 
the X dimension (length of the channel) has been considered as shown in Figure 21a. In 
conventional super-threshold device, the doping concentration at the middle of the device is the 
lowest and at the source and drain ends it is the highest (blue line). In our proposed scheme for 
subthreshold device (red line), the middle of the channel has highest doping concentration and the 
drain and source ends have the lowest. The variation of doping concentration from the middle 
towards the ends is of Gaussian shape under our proposed scheme. Across the vertical middle line 
of the device the doping is symmetrical. In this design, for the Y direction (along the depth of the 
device) we have consider the variation of doping concentration as depicted in Figure 21b, where 
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the doping density is exponentially decreasing from the channel surface towards the body of the 
device as shown in Figure 21b. 
  
(a) (b) 
Figure 21: (a) Doping distribution along X-dimension – from the middle of the channel to drain 
(source) end and (b) Doping distribution along Y-direction from the top surface of the channel 
towards the bottom surface of the substrate. Red is for the proposed doping profile for 
subthreshold device and blue is of conventional device. 
In this design we kept the Y dimension doping profiles same for both super-threshold and 
subthreshold operation for better comparison. The 3-D plot in Figure 22 shows the changes of Ion 
with the variations of gate bias voltage and the peak doping density. Based on the 3-D plot of 
Figure 22, the optimum value of Ion can be found for a specific set of peak doping density and 𝑉𝑔𝑠 
values. For the super-threshold operation high doped double halo effect has been considered and 
peak doping is varied. In case of subthreshold device operation there is no highly doped double 
halo doping at the source and drain ends [21]. Only the peak doping is varied and low doping is 
present at the source and drain ends. It has been found that as the peak doping decreases, Ion 
decreases at the same time. The decreasing rate and magnitude of Ion for the subthreshold device 
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is smaller than the super-threshold device. Higher Ion for the subthreshold device than the super-
threshold device makes the circuit faster. Doping level of the channel is very critical as can be 
concluded from the Figure 22. As the doping density goes down and becomes close to zero, Ion is 
significantly reduced leading to very slow operation and logic switching may not be possible at 
such low level of current. With the decrease of peak doping the number of free charge carrier 
becomes very low in the channel areas, which eventually reduces the on current. However, due to 
the higher doping just below the gate area inversion layer forms very promptly to turn the device 
on. As a consequence of the abundance of electrons in the channel area higher on current with 
small Vdd (0.3 V), is possible. For standard device the peak doping has been chosen to be 𝐴𝑝 =
2 × 1019and the doping density at the source and drain regions is 𝑁𝑠𝑑 = 2 × 10
19. Numerical 
simulation has been done at temperature 300K for obtaining various parameters. 
  
(a) (b) 
Figure 22: Ion-Vgs-peak doping density for subthreshold device and Ion-Vds-peak doping density 
for subthreshold device. 
Figure 22 also shows the variation of Ion with the variation of 𝑉𝑔𝑠. It has been found that 
the optimized subthreshold device has higher on current compared to super-threshold device for 
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the same bias voltage at the gate [21]. Junction capacitance of the subthreshold device is another 
important factor for both super-threshold and subthreshold devices. It has been predicted that by 
decreasing the peak doping the junction capacitance can be reduced. Because of low doping at the 
source and drain junctions of the proposed subthreshold device, the junction capacitance will be 
lower as well. Based on the 3-D plot of Figure 22, the optimum value of Ion can be found for a 
specific set of peak doping density and 𝑉𝑑𝑠 values. Subthreshold device shows higher ON current 
compared to the super-threshold device. Figure 23 shows the variation of the off current with 
variation of peak doping density. In Figure 23, off current is little higher for the subthreshold 
device compared to that of the super-threshold device. Since the off current is very low for both 
the cases, this will not affect the subthreshold circuit operation that much. Figure 24 shows how 
the threshold voltage will change with gate length at specific body bias and source-drain bias 
voltage. Random dopant fluctuation is another important factor for device performance, which 
depends on the vertical and horizontal electric field of the channel. Since the gate voltage and 
biasing voltage is very small, the impact of both electric fields will not be strong enough to cause 
random dopant fluctuation in the channel area. 
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Figure 23: Ioff-Peak doping density for super-threshold and subthreshold device. 
 
Figure 24: Threshold voltage variation with gate length. 
4.3 Threshold Voltage Modelling 
The current flowing from the drain to source of the transistor under the threshold voltage 
is known as the subthreshold current. For super-threshold device, this subthreshold current is 
considered as the undesired leakage, which is one of the most serious problems in current 
59 
 
nanoscale IC design. For subthreshold device this subthreshold current is the useful current. Due 
to the exponential dependence of the subthreshold conduction on the threshold voltage (see Figure 
19) the variation of the threshold voltage is, therefore, a very critical factor in both conventional 
and subthreshold devices. In (4.1), Vbi is the source/drain built-in potential and Nsd is the doping 
concentration in the lightly doped region. 
𝑉𝑏𝑖 =
𝑘𝑇
𝑞
ln (
𝑁𝑠𝑑𝑁𝑐ℎ
𝑛𝑖
2 )                                                                                 (4.1) 
In (4.2) and (4.3), Φs0 is the surface potential and Φ01 is the short-channel surface potential. It is 
found that potential-barrier lowering is needed in addition to the charge-sharing effect since they 
describe different contributions to the observed SCE (Vt roll-off) [16]. 
𝛷𝑠0 = 2
𝑘𝑇
𝑞
ln (
𝑁𝑠𝑢𝑏
𝑛𝑖
)                                                                                  (4.2) 
𝛷01 = 2
𝑘𝑇
𝑞
ln (
𝑁𝑐ℎ
𝑛𝑖
)                                                                               (4.3) 
From the quasi 2D model [23] the surface potential ΦS in short channel device is lowered by ΔΦS 
due to source/drain fringing fields. And it is smaller than 2ΦB (bulk potential) at strong inversion 
condition. In (4.5), ΔΦS is the function of the characteristics length 𝑙𝛼 and α is the fitting parameter. 
𝛷𝑠 = 𝛷𝑠0 − ∆𝛷𝑠 = 2𝛷𝐵 − ∆𝛷𝑠                                                              (4.4) 
∆𝛷𝑠 = (𝑉𝑏𝑖 − 𝛷𝑠0 + 0.5𝑉𝑑𝑠) (
1
cosh (
𝐿𝑒𝑓𝑓
2𝑙𝛼
)
)                                                    (4.5) 
𝑙𝛼 = 𝛼(𝛷01 − 𝑉𝑏𝑠)
0.25                                                                            (4.6) 
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Using charge sharing model the threshold voltage can be expressed as in (15) [16-17]. 
𝑉𝑡 = 𝑉𝐹𝐵 +Ф𝑠 + 𝛾√Ф𝑠0 − 𝑉𝑏𝑠 (1 − 𝜆
𝑋𝑑
𝐿𝑒𝑓𝑓
)                                                     (4.7) 
𝑋𝑑 = √
2𝜀𝑆𝑖
𝑞𝑁𝑐ℎ𝑒𝑓𝑓
√Ф𝑠0 − 𝑉𝑏𝑠                                                                            (4.8) 
𝛾 =
√2𝑞𝜀𝑆𝑖𝑁𝑠𝑢𝑏
𝐶𝑜𝑥
                                                                                      (4.9) 
Here VFB is the flat band voltage, Фs0 is the zero bias surface potential, γ is the body factor, Xd is 
the depletion layer thickness, and λ is a fitting parameter (~1) [16-17]. Фs of short channel 
devices from its zero bias value due to short channel effect like DIBL and Vth roll off. 
Figure 25 shows how threshold voltage varies with the change of the gate length. Super 
threshold device shows higher threshold voltage as compared to the subthreshold device. Also 
comparison has been made for different body biases (Vbs = 0, -0.5V) for different types of device. 
Negative body bias improves the threshold voltage for both super-threshold and subthreshold 
device operation. In both cases, Vds is kept constant to make fair comparison. Proposed doping 
profile for the subthreshold device improves the threshold voltage, which will lead the device to 
go to ON state even faster. Figure 26 shows the impact of the fitting parameter λ on the threshold 
voltage. At λ = 0.1 the threshold voltage is constant with the variation of the gate length, but for λ 
= 1 the threshold voltage significantly varies with the variation of the gate length. Higher λ reduces 
the threshold voltage in both the cases of super-threshold and subthreshold devices. Figure 27 
shows the impact of oxide thickness on the threshold voltage variation. Under proposed doping 
profile and constant oxide thickness subthreshold device has lower threshold voltage than the super 
threshold device. Channel length below 25 nm has more impact on threshold voltage for specific 
61 
 
oxide thickness. Figure 28 shows the impact of uniform substrate doping on the threshold voltage. 
Higher substrate doping increases the threshold voltage for both super threshold and subthreshold 
devices. Therefore, uniform substrate doping profile is one of the important performance 
parameters for tuning the desired threshold voltage for low power subthreshold circuit design. 
 
Figure 25: Threshold voltage variation with change of gate length at Vds = 0.1V and Vbs = 0, -
0.5V. Where Leff = 50 nm, Weff = 1µm, doping density at source and drain region 
𝑁𝑆𝐷 = 1.7 × 10
19, tox = 1nm, T = 300 K. 
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Figure 26: Threshold voltage variation with change of gate length at fitting parameter λ = 0.1 
and 1. Where Leff = 50 nm, Weff = 1µm, doping density at source and drain region 
𝑁𝑆𝐷 = 1.7 × 10
19, tox = 1nm, T = 300 K, Vbs = 0V, and Vds = 0.1V. 
 
Figure 27: Threshold voltage variation with change of gate length at oxide thickness tox = 0.5nm 
and 1.5 nm. Where Leff = 50 nm, Weff = 1µm, doping density at source and drain region 
𝑁𝑆𝐷 = 1.7 × 10
19, tox = 1nm, T = 300 K, Vbs = 0V, and Vds = 0.1V. 
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Figure 28: Threshold voltage variation with change of gate length at uniform substrate doping 
Nsub = 1.0×10
15 cm-3 and 1.5×1015 cm-3. Where Leff = 50 nm, Weff = 1µm, doping density at 
source and drain region 𝑁𝑆𝐷 = 1.7 × 10
19, tox = 0.5nm, 1.5nm, T = 300 K, Vbs = 0V, and Vds = 
0.1V. 
4.4 Analysis of Subthreshold Swing Characteristics 
Subthreshold swing (S) is defined as the change in gate voltage required for a change in 
subthreshold current by one decade. Hence, subthreshold swing can be expressed as 
𝑆 =  (
𝜕𝑙𝑜𝑔𝐼𝑠𝑢𝑏
𝜕𝑉𝑔𝑠
)
−1
                                                                                  (4.10) 
The subthreshold swing (S) for the short channel device, considering the penetration of the drain 
induced electric field in the center of the channel is given by equation (4.11) 
𝑆 = 2.3𝑉𝑇 (1 +
11𝑡𝑜𝑥
𝑋𝑑
𝑒
−
𝜋𝐿𝑒𝑓𝑓
(𝑋𝑑+3𝑡𝑜𝑥))                                                       (4.11) 
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where Xd is the depletion layer thickness, thermal voltage VT = kT/q and the body effect m is given 
by 
𝑚 = 1 +
3𝑡𝑜𝑥
𝑋𝑑
                                                                                               (4.12) 
Based on the proposed doping profile Xd has been determined and the oxide thickness of 1 
nm is considered to calculate the subthreshold swing for both subthreshold and super-threshold 
device.  
 
Figure 29: Subthreshold swing versus gate length for super-threshold and subthreshold device. 
Figure 29 shows the subthreshold swing versus gate length for super-threshold and 
subthreshold device. It can be noted that as channel length falls, subthreshold swing start to 
increase for both subthreshold and super-threshold device. Above 15 nm channel length 
subthreshold swing is minimum. Our analysis shows that better subthreshold swing can be 
achieved using our new doping profile. The subthreshold swing of the redesigned device is always 
better than the super-threshold device and hence it delivers more Ion. However, technology scaling 
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reaps the high benefits of oxide thickness scaling and channel length scaling. As the oxide is 
thinned, the gate control on the channel increases thereby improving the subthreshold swing of the 
device. 
4.5 Prospects and Challenges 
The proposed doping scheme would bring changes in doping properties along the length 
(X direction) and depth (Y direction) of the device and keep the doping concentration along the 
width constant. The doping profile in X direction is kept somewhat constant in most of the previous 
designs and only the Y direction doping profiles have been varied. We propose a three-dimensional 
doping scheme, where doping profiles would be varied in both directions. We propose to adopt 
Gaussian distribution of doping density in the X direction and we are exploring four different 
doping profiles in the Y directions for subthreshold devices. Based on the proposal we would get 
four possible combinations of two-dimensional doping profiles illustrated in reference [20-22]. 
Superposition of two 2D doping profiles in X and Y directions would lead to a 3D doping profile 
for the devices under each combination. In this chapter we have focused on the second combination 
(Gaussian distribution in the X direction and exponentially decreasing in the Y direction) shown 
in figure 20. It is anticipated that each combination will have certain prospects and constrains for 
different applications of subthreshold circuits. Each of these four doping combinations opens the 
door for a new class of subthreshold devices optimized for specific set of ultra-low-power 
applications in memory, high frequency, analog, digital and mixed signal domains. 
The proposed Y-directional exponential doping profile is characterized by the absence of 
halo and retrograde doping. This has the following positive implications: (a) this doping strategy 
will lead to a simplified process technology in terms of process steps and cost and (b) a significant 
reduction of the junction capacitances resulting in faster operation and lower power. The halo 
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regions near the source/substrate and drain/substrate junction regions of the conventional devices 
significantly increase the junction capacitances leading to increase of the switching power and the 
delay of the logic gates. The absence of the halo/retrograde doping will reduce this junction 
capacitance. However, the doping profile in these optimized devices should have exponentially 
decreasing profile towards the depth of the device, because it is necessary to have a low doping 
level in the bulk of the device to reduce the capacitance of the bottom junction and substrate noise 
effects and parasitic latch-up problems. Subthreshold devices operating at ultra-low-voltage levels 
would be very sensitive to these disturbances. From implementation point of view, the 
exponentially decreasing profile does not require any special sputtering or ion-implant step (as is 
required for halo/retrograde doping) and hence, significantly reduces the process complexity and 
cost. 
Furthermore, device engineering in current nanometer scale process have matured so much 
that even at sub-20nm technology various doping schemes are being implemented successfully. 
Our proposed doping is actually much simpler than the existing halo and retrograde doping profiles 
adopted for the MOSFET devices. Our goal is to establish the fact that in the planar MOSFET 
device for subthreshold operation, we do not need the complex and expensive halo and retrograde 
doping. The proposed Gaussian doping profile along the channel length is nothing but the absence 
of halo doping both at the source and drain ends and higher doping in the middle of the channel 
area. It is simpler than the regular halo doping profile at the source and drain ends. The proposed 
exponentially decreasing (very high below the channel area and very low inside the substrate) 
doping profile towards the depth of the device will be somewhat opposite of the retrograde (lightly 
doped underneath the channel area and highly doped inside the substrate) doping profile. Since the 
halo and retrograde doping profile is already in practice in nanoscale low-power devices, we 
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anticipate no radical change in the process complexity for the proposed Gaussian and exponential 
profiles for the subthreshold device. In reference [6-8], various advancements in device doping are 
illustrated. 
The main focus of this designr was to use existing planar device technology for 
subthreshold applications. Since, planar device technology still holds more than 90% of the market 
share, it would be beneficial if we can extend the life cycle of the planar in the ultra-low-power 
domain by introducing new doping schemes. The goal here is to establish the fact that in the planar 
device for subthreshold operation at lower Vdd we do not require conventional doping scheme, 
which involves complex halo and retrograde doping profiles. For planar device in subthreshold 
circuit we can adopt proposed simpler doping scheme. The proposed doping profiles will make 
the existing planar device technology faster for subthreshold applications compared to other planar 
subthreshold devices. For sub-nanometer device technologies like FinFET, nanowire-FET and 
TFET, the doping requirements could be completely different from the planar device. 
Our future research will present detail analysis of the doping profiles with new results and 
analysis in more comprehensive form. In this project, we plan to show that lower power and higher 
performance can be achieved in the subthreshold circuits by redesigning the devices. 
4.6 Conclusion and Future Work 
In this chapter we have proposed a new doping scheme for subthreshold device. The 
proposed scheme is characterized by Gaussian doping profile along the length and exponentially 
decreasing doping profile across the depth of the device. Since the subthreshold devices operate at 
very low biasing voltage this leads to minimal impact on short channel effect. Our proposed 
Gaussian distribution along the channel length would lead to low doping at the drain and source 
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ends and it will lower the junction capacitance leading faster speed and lower power consumption. 
Similarly, exponentially decreasing doping density towards the bottom surface of the device will 
lead to lower body capacitance. It is observed that the ON current (Ion) of the subthreshold device 
with proposed doping profile is higher than in super-threshold device with identical doping profile 
for specific values of bias voltage and peak doping density. 
This chapter presents a study of the doping profile optimization in the channel for 
subthreshold voltage operation. However, here we only show the variation of Ion, Ioff and Vt with 
Vds, Vgs and peak doping density. In addition of these analysis we have modeled the threshold 
voltage and shown the threshold voltage variation with different device parameters. We have also 
analyzed the subthreshold swing characteristics of the proposed device design. In [6-8], we have 
described the concept of different doping scheme. In this chapter we have described the concept 
of Figure 20. Under our investigation there are two additional new doping schemes that are not 
analyzed here. Our future work will cover all possible options under our investigation and address 
all the factors listed here.
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CHAPTER 5 
COMPREHENSIVE IMPLANTATION PROFILE 
 
Devices for subthreshold circuits do not require halo and retrograde doping like 
conventional super-threshold devices. This will reduce the number of steps in the fabrication 
process, parasitic capacitance and substrate noise dramatically in the subthreshold devices. This 
chapter introduces a new comprehensive doping scheme for the transistors in subthreshold circuits. 
The proposed doping scheme would bring doping changes in the source and drain areas along with 
the substrate and channel regions of the transistors. The proposed doping scheme is characterized 
by the absence of halos at the source and drain ends. We propose a Gaussian doping distribution 
inside the source and drain regions, and a low-high-low distribution across the depth of the 
transistor from the channel surface towards the body region. It also has a low-high-low doping 
distribution along the length of the transistor below the channel region. Results show that the 
optimized device with the proposed doping profiles would provide higher ON current (Ion) at 
smaller body bias condition. The analysis is performed by changing the doping profile, the body 
bias, and the gate-source voltage (Vgs) to observe the off-state current (Ioff), threshold voltage 
variation, magnitude of Ion/Ioff ratio, transconductance, and the output conductance with the 
proposed doping profiles.
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5.1 Introduction 
Ultra-low-power circuit design has become a very critical focus area due to the widespread 
use of battery powered and portable devices, sensors and biomedical applications. Operating 
devices in the subthreshold region is the most effective way to design ultra-low-power circuits. 
Subthreshold circuit’s behavior is different from the super-threshold circuits. Therefore, device 
parameters like channel doping have to be optimized in different ways for subthreshold and super-
threshold circuits. For super-threshold operation retrograde and halo doping profiles are normally 
used to minimize short channel effect, body punch through, drain induced barrier lowering (DIBL) 
and variation of the threshold voltage [19]. With retrograded channel proﬁle (RCP) (known as 
low-high doping profile), the region close to transistor surface is lightly doped and the substrate is 
highly doped. If the transition from the lightly doped surface to the heavily doped substrate is sharp 
then it is referred to as the super-steep-retrograded (SSR) proﬁle. The opposite of RCP is high-low 
doping profile that comes with higher doping at the surface and lower doping in the substrate. The 
alternative to low-high and high-low doping profiles is the uniformly doped (UD) profile. A 
comparison of SSR and UD channels is provided in [12]. For a given threshold voltage, a high-
low profile gives a larger depletion width than a UD profile, while a low-high profile gives a 
smaller depletion width than a UD profile. Different channel engineering techniques like double-
halo (DH) and single-halo (SH) or lateral asymmetric channel (LAC) devices were proposed to 
reduce short channel effects. Also scaled non-uniform doping profile is required for super-
threshold circuit to provide better control of the electrical characteristics of the device. 
Again, doping optimized for CMOS digital circuits may not be suitable for analog and 
mixed-signal circuits. In [1], the effects of scaling MOSFETs with LAC on analog and mixed-
signal performances have been analyzed and compared with conventional MOSFETs. Significant 
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improvement in analog performance (device gain, transconductance to drive current ratio known 
as transconductance generation factor, output resistance, threshold voltage mismatch, and etc.) has 
been observed with LAC [6], [7]. Double pocket or super halo devices have very good digital 
performance (in terms of high Ion/Ioff ratio and the control of leakage and short channel effects) but 
their analog performance is often inferior to that of SSR devices [1]. Analog circuits based on 
subthreshold device operation have the additional advantage of having significantly higher gain 
due to the exponential behavior of the drain-current in the subthreshold region. This exponential 
behavior ensures higher transconductance generation factor (gm/Id) [2]. It is shown that novel single 
pocket devices have better intrinsic analog performance compared to the conventional SSR 
devices. In conclusion there are many factors (gate capacitance, RF performance, carrier density, 
drifts velocity, DIBL and etc.) of analog, digital and mixed signal circuits that have conflicting 
dependences or requirements on doping profiles. Therefore, doping profile for subthreshold 
operation must be optimized for specific needs. 
Subthreshold circuits operate at much lower voltage compared to super-threshold circuits. 
Many of the desired and undesired effects will be different in the subthreshold region. Researchers 
have concluded that halo doping is not required for subthreshold devices [3]. This will simplify 
the fabrication process and reduce many parasitic effects. This motivates us to find a suitable 
doping profile for the devices for subthreshold design. There has been a surge of interest recently 
to come up with various doping scheme for subthreshold circuits for ultra-low-power applications. 
We recently proposed a 3D doping scheme for the channel and the substrate regions of the 
transistors in subthreshold circuits [21-22]. Most of the existing works including our papers[21-
22] focus on the optimization of doping profiles in the channel and body regions and assume 
uniform doping in the source and drain regions. In this chapter, we present a new comprehensive 
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doping scheme that will address the doping in the source and drain regions along with the channel 
and body regions.  
5.2 Proposed Comprehensive Doping Scheme 
Our proposed doping scheme for subthreshold circuits would bring changes both in the 
source and drain areas as well as the substrate and channel regions. The proposed comprehensive 
doping scheme is shown in Figure 30. The proposed doping scheme is characterized by the absence 
of halos at the source and drain ends. We propose a Gaussian doping distribution inside the source 
and drain regions, and a low-high-low distribution across the depth of the transistor from the 
channel surface towards the body region. It also has a low-high-low doping distribution along the 
length of the transistor below the channel region as shown in Figure 30. 
 
Figure 30: Proposed doping scheme: Gaussian distribution (GD) in the source/drain region, low-
high-low doing along the depth of the device, and low-high-low doping along the length of the 
device under the channel region. Channel length of 15 nm, channel width 1 µm and oxide 
thickness is 1 nm. 
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In the proposed scheme the overall doping process would consist of four steps. For an 
NMOS transistor, first a constant background acceptor dopant would be distributed in all areas. In 
the second step, the implanted doping of the source and drain regions would be performed. Here 
we propose to apply a Gaussian doping profile in the source and drain regions as shown in Figure 
30. When defining a Gaussian doping distribution in the source/drain a rectangular region of 
constant high concentration donor doping is introduced. The Gaussian drop-off occurs away from 
the edge of this highly doped rectangular region. After that the length over which the Gaussian 
drop-off occurs has been specified. A constant background acceptor concentration doping level is 
distributed to complete the Gaussian drop-off. 
A low-high-low doping profile is considered along the depth of the device underneath the 
gate towards the substrate. The uniform high doping area under the channel region does not extend 
from the source to drain. It rather covers the middle part leaving gaps (areas of low doping) at both 
ends as shown in Figure 30. Therefore, in the proposed scheme low-high-low doping profiles are 
considered both along the depth of the device and the length of the channel.  First let us analyze 
low-high-low doping along the depth. The high doping at the center maintains the threshold 
voltage, while low doping near the gate surface reduce the tunneling effect and low doping near 
the substrate side ensures less body leakage. Low let us focus on the low-high-low distribution 
along the channel length from the edge of the source to the edge of drain. This low–high–low 
doping profile underneath the channel from source to drain reduces the gate misalignment effects 
on both the source and drain sides. Furthermore, low doping near the source and drain ends ensures 
high mobility, reduced peak electric field, and impact ionization. 
In this chapter, we show that for a particular technology generation, lower power and 
higher performance can be achieved in the subthreshold region by redesigning the devices 
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specifically for subthreshold operation. In current design practice, standard transistors are operated 
in the subthreshold region to implement subthreshold logic [10]. However, to provide better 
control on the electrical characteristics of the device non-uniform doping profile is desired. 
Previously high-to-low doping profile has been proposed for subthreshold operation [10]. 
Subthreshold device with very low bias voltage experiences minimum short channel effect. This 
allows lowering the doping profile at the source and drain ends of the channel. Based on this 
observation we propose to have less amount of doping at the source and drain ends. The halo or 
LAC regions near the source/substrate and the drain/substrate regions in super threshold device 
significantly increase the junction capacitances thereby increasing the switching power and the 
delay of the logic gates. Our proposed low doping at both source and drain side will reduce the 
junction capacitance. The proposed low-high-low doping distribution in the Y-direction towards 
the bottom surface of the bulk will lead to reduced capacitance of the bottom junction and reduced 
substrate noise effects and parasitic latch-up problems. Strong doping between channel area and 
lower end of the bulk will help faster channel formation at low threshold voltage. 
5.3 Results and Analysis 
We have performed COMSOL Multiphysics analysis to investigate the impact of the 
proposed doping profiles on the device behavior. A metal contact is introduced to define metal-
semiconductor interface for the source terminal. This terminal could be connected to zero or 
negative bias to regulate the threshold voltage. Similar type of metal-semiconductor interface is 
formed at the drain end and connected to 0V. A third metal is connected to the bottom part of the 
substrate and connected to zero bias or any fixed bias as needed to control the threshold voltage. 
A thin insulator of 1nm thickness and 4.5 oxide permittivity is used to form the gate. A technique 
based on the subthreshold current–voltage (I-V) characteristics to extract 2-D doping profiles is 
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proposed in [14]. We modeled MOSFET subthreshold current based on the proposed doping 
profile using the same approach as in [14]. The formulation of the model is shown for NMOS 
transistor and can be easily applied to PMOS transistor. In our analysis, the uniform dopant 
concentration in that rectangular region of the source and drain is considered to be ND = 1×1020 
cm-3. There is no doping (except the background doping) till 1nm underneath the gate then a high 
uniform acceptor doping of NA = 1×1019 cm-3 is distributed till 3.5nm from the gate surface, and 
after that a low doping (background doping) is considered inside the substrate. Here we considered 
a channel length of 15nm. The constant background acceptor dopant concentration is considered 
to be N0 = 1× 1019 cm-3. 
In regular bulk transistor, short channel effect or pinch-off effects is a very familiar 
phenomena with the increase of drain voltage. In our simulation, electron concentration plot for 
the specific doping distribution shows very less short channel effect or pinch-off effect at the drain 
end. In case of very short channel device, short channel effect (SCE) will be crucial for device 
performance. Our analysis shows that no pinch-off occurs in our device simulation with the 
proposed doping. This makes it a perfect choice for the ultra-low-power circuit operation. 
Furthermore, before applying any bias voltage the electric field is uniform at the source and drain 
end. While biasing voltage is increased the inversion charge density at the drain decreases due to 
the lowering of the electron quasi-Fermi level that will lead to reduce the magnitude of the electric 
potential at the drain end. Also the electric potential in the y-direction changes more rapidly than 
the electric potential in the x-direction. At the same time magnitude of the electric potential is 
increased at the source end. Also the electric potential decreases with the increase of bias voltage. 
Figure 31a shows the gate voltage versus drain current variation with zero body bias Vbs = 
0 V and Figure 31b with Vbs = -0.1 V. In both the cases, the biasing voltage was kept at Vd = 0.01 
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V. From Figure 31a, we can see that the threshold voltage at zero body bias (bulk and source of 
the transistor are tied together) is around Vgs = Vth = 0.17 V and Figure 31b shows the threshold 
voltage of Vgs = Vth = 0.2 V while the body bias Vbs = -0.1 V.  In case of negative body bias, the 
source and body junction remains reverse biased. As Vbs become more negative more holes are 
attracted to the substrate connection, leaving a larger negative charge behind and the depletion 
region becomes wider. 
  
(a) (b) 
Figure 31: (a) Gate voltage vs drain current at Vd = 0.01 V and Vbs = 0 V. The threshold voltage 
is approximately 0.17 V. (b) Gate voltage vs drain current at Vd = 0.01 V and Vbs = -0.1 V. The 
threshold voltage is approximately 0.20 V. 
From (5.1) it can be seen that the threshold voltage is a function of total charge in the 
depletion region because the gate charge must mirror the depletion charge before an inversion 
layer is formed. This is the reason behind the increase of the threshold voltage with the negative 
body bias. The transconductance is defined by gm = (dId/dVgs ) is also affected by the body bias. 
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From Figure 31a and Figure 31b it is evident that zero body bias reduces the transconductance 
effect compared to Vbs = -0.01 V body bias. 
𝑉𝑡ℎ = 𝑉𝐹𝐵 + 2𝜓𝐵 +
𝑡𝑜𝑥√4𝜀𝑠𝜀0𝑞𝑁𝐴𝜓𝐵
𝜀𝑜𝑥𝜀0
                                                                     (5.1) 
𝑉𝐹𝐵 = 𝜑𝑚 − 𝜒 +
𝑘𝐵𝑇
𝑞
𝑙𝑛
𝑛𝑒𝑞
𝑁𝑐
                                                                                      (5.2) 
𝜓𝐵 =
𝑘𝐵𝑇
𝑞
𝑙𝑛
𝑝𝑒𝑞
𝑛𝑖
                                                                                                            (5.3) 
Here 𝑡𝑜𝑥 is the thickness of the oxide, 𝜀𝑜𝑥, 𝜀0 and 𝜀𝑠 are the permittivity of the oxide, free 
space and the substrate respectively, q is the electron charge, NA is the acceptor concentration into 
the channel, VFB is the flat band potential and 𝜓𝐵is the potential difference between the intrinsic 
level and the Fermi-level. 𝜑𝑚 is the work function of the metal contact, χ is the electron affinity, 
𝑁𝑐 is the semiconductor density of states in the conduction band, 𝑛𝑖  is the intrinsic carrier density, 
𝑛𝑒𝑞 and 𝑝𝑒𝑞 are the equilibrium electron and hole density respectively. 
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(a) (b) 
Figure 32: (a) Drain voltage versus drain current for different gate voltage and (a) Vbs = 0 V, (b) 
Vbs = -0.1 V. 
Figure 32 shows the drain voltage versus drain current plots for different values of gate 
voltage. The curve shows three region of operation a) linear region at low voltage, b) nonlinear 
region at intermediate voltage and c) saturation region at higher voltage. The current saturation 
occurs due to phenomena known as pinch-off effects. As the drain current is increased more current 
flows along the channel and potential drop along its length increases. The voltage between the gate 
and the semiconductor therefore changes as a function of position along the channel. Figure 32a 
shows the variation of drain current with different gate voltage and zero body bias and Figure 32b 
shows the same current plot with body bias Vbs = -0.1 V. This analysis shows the variation of the 
magnitude of the drain current for different body bias. In case of zero body bias the magnitude of 
drain current is lower than the current for body bias of Vbs = -0.1 V. Negative body helps form the 
inversion layer faster and stronger that lead to higher Ion current at lower gate bias voltage. Off 
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current is the current from the source to drain at zero gate voltage. Figure 33 (a, b) shows the off 
current for Vbs = 0 and Vbs = -0.1 V. Table 4 summaries the threshold voltage, ON current, OFF 
current and Ion/Ioff  ratio for two different body bias conditions (for Vbs = 0 and Vbs = -0.1 V). 
Table 4: Summaries of Transistor Behavior 
 
 
 
Transistor Parameters Vbs = 0 V Vbs = -0.1 V 
Threshold Voltage, Vth 0.17V 0.2V 
On Current, Ion 0.016µA 0.26µA 
Off Current, Ioff 4×10
-6µA 42×10-6µA 
Ion/Ioff 4000 6190 
 
  
(a) (b) 
Figure 33: Off current for body bias (a) Vbs = 0 V, (b) Vbs = -0.1 V. 
To justify our proposed doping profile we have compared our results with most of the other 
published works on different MOS doping techniques in Table 5. Here, a brief overview of the 
other emerging and existing doping schemes that are used for the comparison is provided. In [25-
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26], doping profile for an n-i-n TFET is presented, where deeply retrograde profile was used to 
obtain excellent ON-OFF characteristics and lower σ-VTH compared to the conventional planar 
bulk MOSFET. A vertical Gaussian-like doping profile has been proposed in [27], where it is 
concluded that symmetric DG MOSFET would be more efficient compared to the asymmetric 
structure. In [29], it is shown that asymmetric drain doping profile improves the TFET 
performance in terms of subthreshold slope and suppression of ambipolar conduction, which 
makes a TFET suitable for the low-power circuit design. Graded channel dual material double gate 
(GCDMDG) [30] achieves higher drain current, peak transconductance, and higher values of 
cutoff frequency at lower drain currents. Less aggressive retrograde channel doping gradient in 
[31] indicate that the tri-gate MOSFET design is promising for continued bulk-Si CMOS transistor 
scaling and it can achieve similar ON-state current performance and intrinsic delay. In [32], 
Gaussian doping gradient of underlapped source/drain region has been studied and found that by 
increment of the underlapped source/drain length, the subthreshold swing, DIBL and gate work 
function are decreased and they are increased by increment of source/drain doping gradient. In 
[33], short-channel effects are effectively mitigated by employing an SSR channel doping profile 
and favorable subthreshold operation is achieved in [34] with asymmetric underlap DG MOSFETs. 
The proposed model in [35] captures the effect of lateral electric field spread via S/D dopant 
species, which lowers the threshold voltage and effective channel length of the device with the 
increase in lateral straggle of S/D profile. In this work proposed doping profile offers higher Ion/Ioff 
ratio and moderate Ion current in the subthreshold device. We have analyzed the parameters Ion, Ioff 
and Vth for subthreshold device applications by adopting the proposed comprehensive doping 
scheme for different body and gate bias conditions. 
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Table 5: Data table for the list of device (*** this work) with varying gate length (LG), threshold 
voltage (Vth), Ion, Ioff, Ion/Ioff, MOSFET technology and doping profile. 
 
 
 
LG 
(nm) 
Vth (V) Ion (µA/µm) Ioff (µA/µm) Ion/Ioff FET 
Technology 
Doping Profile Ref. 
15 0.17 0.016 at (VG=0.3V, 
VD=0.4V) 
4×10-6 4×103 Bulk Comprehensive *** 
100 -- 600 at (VG=1V, 
VD=0.5V) 
0.3 2×103 Nanowire n-i-n [25] 
250 0.5 70 at (VG=1V, VD=1V) 2×10-4 3.5×104 Planar/Bulk Deeply 
Retrograde 
[26] 
100 0.4  900 at (VG=1V, 
VD=1V) 
-- -- Double 
Gate (DG) 
Vertical Gaussian [27] 
15 0.3 400 at (VG=0.5V, 
VD=1V) 
0.5 800 Double 
Gate (DG) 
Graded Channel [28] 
45 0.7 0.12 at (VG=0.5V, 
VD=1V) 
-- -- DG TFET Uniform, 
Gaussian 
[29] 
15 0.4 300 at (VG=0.5V, 
VD=1V) 
0.5 600 Double 
Gate (DG) 
Low-High-Low 
(Abrupt) 
[30] 
18 0.2 45 at (VG=0.3V, 
VD=0.7V) 
7×10-3 6.4×103 FinFET, 
Trigate 
Retrograde [31] 
9 -- -- at (VG=--V, 
VD=0.6V) 
0.5 -- Nano DG Gaussian [32] 
28 0.34, 
0.32 
476, 428 at (VG=0.5V, 
VD=0.38V) 
1.08×10-3 4.4×105, 
3.9×105 
Planar/Bulk Uniform, Super 
Steep Retrograde 
[33] 
30 0.23 -- at (VG=0.3V, 
VD=0.3V) 
-- -- Underlap 
DG 
S/D Underlap [34] 
70 0.3 400 at (VG=0.5V, 
VD=1V) 
-- -- Double 
Gate 
S/D Lateral 
Gaussian 
[35] 
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Figure 34: Transconductance as a function of the drain current under a gate voltage of 10 mV. 
 
Figure 35: Output conductance as a function of the drain current under a gate voltage of 10 mV. 
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For MOSFET, two small signal outputs are particularly interesting as they provide 
information on the device performance. These are the transconductance (gm) and the output 
conductance (g0). The transconductance is the ratio of the current change at the drain to the voltage 
change at the gate. Figure 34 shows the transconductance variation. Larger transconductance 
means greater amplification and MOSFET is capable of delivering more current for a given gate 
voltage. The transconductance increases rapidly with the drain current and reaches its maximum 
at 0.017 µA. The output conductance is defined as the ratio of the current change at the drain port 
to the voltage change at the drain port (Output conductance: g0 = (∂Id)/(∂VD )). Figure 35 shows 
the output conductance variation. Larger the output conductance larger the drain current for a given 
drain voltage. An AC signal is superimposed on the drain voltage using a frequency domain 
perturbation step. In this study the drain voltage is varied from 0 to 0.3V under a constant gate 
voltage of 0.3 V. Using small signal analysis the output current expression can be given by (5.4), 
where, id is small signal current, gm and g0 are transconductance and output conductance 
respectively. 
𝑖𝑑 = 𝑔𝑚𝑣𝑔𝑠 + 𝑔0𝑣𝑑𝑠                                                                                               (5.4) 
 
Figure 36: CMOS cross section showing NMOS (left) and PMOS (right) transistor [24]. 
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Figure 37: Dopant distribution along the channel length. 
For device performance optimization perfect tuning of dopant distribution is a very crucial 
task. Figure 36 shows how NMOS is built inside P-well and PMOS is built inside N-well and both 
are placed on the same N-substrate. Also the lightly doped drain (LDD) and super steep retrograde 
well (SSRW) has been introduced inside the basic CMOS structure in Figure 36. How low-doped 
source and drain is introduced inside the device and metal contact is formed to build the desired 
logic circuit is also shown in Figure 36 for readers understanding.  
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Figure 38: Electron concentration along the channel length. 
Figure 37 shows the signed dopant concentration distribution across the channel length. 
Figure 38 shows the electron concentration distribution at constant gate voltage and varying drain 
voltage Vd. As drain voltage Vd increases the electron concentration inside channel area would 
decrease, which eventually leads to pinch-off condition. From Figure 38 it is observed that inside 
the channel the reduction of electron concentration is very low for different drain voltage. This 
phenomena also confirm that the device with our proposed doping would have significantly lower 
pinch-off effect in the saturation region. It also shows the perfect electron distribution plot at the 
source and drain end, which is supposed to be higher than the channel area. Figure 39 shows the 
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hole distribution plot in the device area. Hole distribution is supposed to be much smaller and 
inverse compared to the electron distribution inside the source/drain and channel area. Figure 39 
confirms the desired shape of the hole distribution throughout the device. Electric potential is also 
another important factor for perfect device operation. Figure 40 shows the electric potential 
distribution at the drain end. As drain voltage goes up the electric potential at the drain end should 
go up. Figure 40 shows that at Vd = 0.4 V the electric potential at drain end is highest and at Vd = 
0 V electric potential is the minimum. 
 
Figure 39: Hole concentration along the channel length. 
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Figure 40: Variation of electric potential with channel length. 
5.4 Conclusion 
In this chapter, we proposed a comprehensive doping profile for subthreshold transistor. 
The proposed doping profile offers higher Ion/Ioff ratio and moderate Ion current in the subthreshold 
device. We have analyzed the parameters Ion, Ioff and Vth for subthreshold device applications by 
adopting the proposed comprehensive doping scheme for different body and gate bias conditions. 
We have also analyzed transconductance, output conductance, electron/hole distribution and 
electric potential for different biasing condition. Results show that the optimized device using the 
proposed comprehensive doping profile would provide better Ion current (at minimum VD and VG) 
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compared to the existing MOS technologies with different doping profiles that are listed in Table 
5. Results also show that Ion/Ioff  ratio is higher while body bias is considered. It is important to 
know that most of the industry is still using optimized super-threshold designs and relying on 
device sizing for low-power operation. Halo implants in the super-threshold devices are introduced 
to provide a reverse short channel effect in the channel, which leads to devices being sized at 
lengths at node prior to the one actually being used (i. e 65nm node ≥ 100nm channel length). 
Eradication of the halo implants in our proposed doping profile removes this influence leading to 
the optimal device sizing to revert to the node minimum. This results in a practical reduction in 
the silicon area. However, there are some difficulties and changeless that need to be addressed. 
Drain induced barrier lowering (DIBL) is one the issues. DIBL leads to punch-through at higher 
voltage, and it may lead to reduced control over device behavior. Our future work will present 
detail analysis of the other parameters like DIBL and subthreshold swing to perform a more 
comprehensive analysis of the proposed doping scheme compared to the existing doping 
techniques.
89 
 
CHAPTER 6 
CONCLUSION AND FUTURE WORK 
 
In this dissertation four different subthreshold doping profile and one comprehensive 
doping profile has been proposed and mathematically solved for subthreshold application. The 
main four subthreshold doping profiles are composed of X dimension and Y dimension varying 
dopant distribution. This new doping scheme proposes to employ Gaussian distribution of doping 
concentration along the X dimension (length of the channel) with highest concentration at the 
middle of the channel. The doping concentration across the Y dimension (depth of the device) 
from the channel region towards the bulk of the device can follow one of the following four 
distributions: (a) exponentially decreasing, (b) Gaussian, (c) low to high, and (d) uniform doping. 
Results show that a device optimized with any of the four proposed doping profiles would offer 
higher ON current in the subthreshold region than a device with the conventional halo and 
retrograde doping profiles. Among the four 3D doping profiles for the subthreshold device some 
has better ON current than the others. Based on specific requirements one of these four doping 
profiles can be adopted for different ultra-low-power applications. Threshold voltage modelling 
has been performed and a comparative analysis is presented between super-threshold and sub-
threshold devices threshold voltages. We have also analyzed the subthreshold swing characteristics
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 of the device with the proposed doping profiles. Our analysis shows that better subthreshold swing 
can be achieved using our new doping profile based subthreshold design. 
In comprehensive doping scheme a Gaussian doping distribution inside the source and 
drain regions, and a low-high-low distribution across the depth of the transistor from the channel 
surface towards the body region. It also has a low-high-low doping distribution along the length 
of the transistor below the channel region. We simulated this comprehensive doping scheme using 
COMSOL Multiphysics simulation tools. Results show that the optimized device with the 
proposed doping profiles would provide higher ON current (Ion) at smaller body bias condition. 
The analysis is performed by changing the doping profile, the body bias, and the gate-source 
voltage (Vgs) to observe the off-state current (Ioff), threshold voltage variation, magnitude of Ion/Ioff 
ratio, transconductance, and the output conductance with the proposed doping profiles. 
Based on specific application requirements in ultra-low-power regime we may need 
different Ion (higher or lower). The proposed doping scheme provides four different options for the 
subthreshold circuit. Any one of the options might be the perfect choice for a specific low power 
application. We anticipate that with the current progresses in the fabrication process it would be 
possible to incorporate the proposed doping profiles in the design of ultra-low-power circuits. This 
research presents a study of the doping profile optimization in the channel for subthreshold voltage 
operation. However, here we only show the variation of Ion with Vgs, Vds and peak doping density. 
Also we have shown other factors like subthreshold swing, threshold voltage variation, intrinsic 
delay, Reff and Ceff  subcomponent of intrinsic delay and tabulated Ion value at constant Ioff = 
1nA/µm. Here, we have explained the basic concept of the new doping scheme and analyzed the 
prospects of the new doping profiles for the subthreshold circuits. Our future work will cover all 
other factors and parameters that would impact the doping process and requirements in ultra-low-
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power subthreshold circuits. However, there are some difficulties and changeless that need to be 
addressed. Drain induced barrier lowering (DIBL) is one the issues. DIBL leads to punch-through 
at higher voltage, and it may lead to reduced control over device behavior. Our future work will 
present detail analysis of the other parameters like DIBL and subthreshold swing to perform a 
more comprehensive analysis of the proposed doping scheme compared to the existing doping 
techniques.
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